

CS211 14 Pipeline Performance: Example • **Task has 4 subtasks with time: t1=60, t2=50, t3=90, and t4=80 ns (nanoseconds)** • **latch delay = 10** • **Pipeline cycle time = 90+10 = 100 ns** • **For non-pipelined execution** – **time = 60+50+90+80 = 280 ns** • **Speedup for above case is: 280/100 = 2.8 !!** • **Pipeline Time for 1000 tasks = 1000 + 4-1= 1003*100 ns** • **Sequential time = 1000*280ns** • **Throughput= 1000/1003** • **What is the problem here ?** • **How to improve performance ?**

Non-linear pipelines and pipeline control algorithms

- **Can have non-linear path in pipeline…** – **How to schedule instructions so they do no conflict for resources**
- **How does one control the pipeline at the microarchitecture level**
	- **How to build a scheduler in hardware ?**
- **Read notes on pipeline control!!**

- **True dependencies and False dependencies**
	- **false implies we can remove the dependency**
	- **true implies we are stuck with it!**
- **Three types of data dependencies defined in terms of how succeeding instruction depends**
	- **RAW: Read after Write or Flow dependency**
	- **WAR: Write after Read or anti-dependency**

Three Generic Data Hazards

Three Generic Data Hazards

- **Write After Write (WAW)** Instr_J writes operand <u>*before* Instr_I writes it.</u>
- **Called an "output dependence" by compiler writers This also results from the reuse of name "r1".**
- **Can't happen in MIPS 5 stage pipeline because:**
	- **All instructions take 5 stages, and**
	- **Writes are always in stage 5**
- **Will see WAR and WAW in later more complicated pipes**

CS211 42

Page 11

- **Suppose instruction** *i* **is about to be issued and a predecessor instruction** *j* **is in the instruction pipeline**
- **How to detect and store potential hazard information**
	- **Note that hazards in machine code are based on register usage**
	- **Keep track of results in registers and their usage**
		- » **Constructing a register data flow graph**
- **For each instruction** *i* **construct set of Read registers and Write registers**
	- **Rregs(i) is set of registers that instruction i reads from**
	- **Wregs(i) is set of registers that instruction i writes to**
	- **Use these to define the 3 types of data hazards**

- **Just overlap tasks; easy if tasks are independent**
- **Speed Up** [≤] **Pipeline Depth; if ideal CPI is 1, then:**

$$
\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}
$$

- **Hazards limit performance on computers:**
	- **Structural: need more HW resources**
	- **Data (RAW,WAR,WAW): need forwarding, compiler scheduling**
	- **Control: delayed branch, prediction**

Summary #2/2

- **Pipelines pass control information down the pipe just as data moves down pipe**
- **Forwarding/Stalls handled by local control**
- **Exceptions stop the pipeline**
- **MIPS I instruction set architecture made pipeline visible (delayed branch, delayed load)**
- **More performance from deeper pipelines, parallelism**

• **whereas pipelined processors work like an assembly line, both VLIW and Superscalar processors operate basically in parallel, making use of a number of concurrently working execution units (EU)**

CS211 74

CS211 73

CS211 75Introduction to ILP• **What is ILP?**– **Processor and Compiler design techniques that speed up execution by causing individual machine operations to execute in parallel** • **ILP is transparent to the user** – **Multiple operations executed in parallel even though the system is handed a single program written with a sequential processor in mind** • **Same execution hardware as a normal RISC machine**– **May be more than one of any given type of hardware**

Page 19