

## Csci 136 Computer Architecture II – Designing a Multi-Cycle Processor

Xluzhen Cheng  
cheng@gwu.edu

## Announcement

- Homework assignment #8, Due time – before class, March 29.
  - Readings: Sections 5.5-5.6
  - Problems: 5.32, 5.33, 5.36.
- Quiz #3: March 29
- Project #3 is on-line

## Review on Single Cycle Datapath


### Subset of the core MIPS ISA

- Arithmetic/Logic instructions: AND, OR, ADD, SUB, SLT
- Data Flow instructions: LW, SW
- Branch instructions: BEQ, J

### Five steps in processor design

- Analyze the instruction
- Determine the datapath components
- Assembly the components
- Determine the control
- Design the control unit


## The Complete Single Cycle Datapath



How **lw, sw, R-Type, beq, j** instructions work?

Why the design of AUL control takes two levels?

## Delays in Single Cycle Datapath



What are the delays for **lw, sw, R-Type, beq, j** instructions?

## Remarks on Single Cycle Datapath

### Single Cycle Datapath ensures the execution of any instruction within one clock cycle


- Functional units must be duplicated if used multiple times by one instruction. E.g. ALU. **Why?**
- Functional units can be shared if used by different instructions

### Single cycle datapath is not efficient in time


- Clock Cycle time is determined by the instruction taking the longest time. Eg. **lw** in MIPS
- Variable clock cycle time is too complicated.
- Multiple clock cycles per instruction – this lecture
- Pipelining – Chap 6

## Multiple Cycle Datapath

- Minimizes Hardware: 1 memory for data and instruction, 1 ALU
  - A functional unit can be used more than once as long as it is used on different clock cycles
  - Advantages: shared functional units, different cycles for different instructions, short clock cycles
  - Assumptions: each clock cycle can accommodate at most one of the following operations: a memory access, a register file access, or an ALU
    - Temporary registers: A, B, IR, MDR, ALUOut
- A high level view of the multi-cycle datapath




## Multiple Cycle Datapath with Control



## Supporting Jump and Conditional Branch

- Need PC control
  - PC is updated conditionally for branch and unconditionally for normal increment and jumps
  - Control unit generates **PCWrite** and **PCWriteCond** based on op code of the instruction
    - For branch, PCWriteCond and Zero must be set
    - For Jump or other unconditional PC update, PCWrite must be set
      - Thus PCControl = (PCWriteCond and Zero) or PCWrite
  - PC source selection
    - A mux with 3 inputs: PC+4, PC + signExt(IR[15:0])<<2, PC[31-28] || (IR[25:0]<<2)

## The Complete Multicycle Datapath



## Breaking Instruction Execution into Multiple Cycles

- Instruction Fetch
  - IR = Memory[PC]
  - PC = PC+4
- Instruction Decode/Register Fetch
  - A = Reg[IR[25-21]] B = Reg[IR[20-16]]
  - ALUOut = PC + (sign-extend(IR[15:0])<<2)
- Execution, Address computation, branch/jump completion
  - R-type: ALUOut = A op B
  - Memory access: ALUOut = A + sign-extend(IR[15:0])
  - Branch: if (A==B) then PC = ALUOut
  - Jump: PC = PC[31-28] || (IR[25:0]<<2)
- Memory Access or R-type Completion
  - R-type: Reg[IR[15:11]] = ALUOut
  - Load: MDR = Memory(ALUOut) or
  - Store: Memory(ALUOut) = B
- Memory read completion
  - Load: Reg[IR[20-16]] = MDR

## Defining the Control

- The control of the multicycle datapath must specify both the signals to be set in any step and the next step in the sequence
- Two techniques:
  - Finite state machine
    - Each state (a circle) contains the valid control signals
    - Directional links point to next state
    - Each cycle corresponds to one state
    - FSM is the graphical representation of the control
  - Microprogramming
    - Assume the set of control signals that must be asserted in a state as an instruction to be executed by the datapath
    - Microprogram is a symbolic representation of the control that will be translated by a program to control logic

