

Review of Concept of ILP Processors

- Interest in multiple-issue because wanted to improve performance without affecting uniprocessor programming model
- Taking advantage of ILP is conceptually simple, but design problems are amazingly complex in practice
- Processors of last 5 years (Pentium 4, IBM Power 5, AMD Opteron) have the same basic structure and similar sustained issue rates (3 to 4 instructions per clock) as the 1st dynamically scheduled, multipleissue processors announced in 1995
 - Clocks 10 to 20X faster, caches 4 to 8X bigger, 2 to 4X as many renaming registers, and 2X as many load-store units ⇒ performance 8 to 16X

2

4

Peak v. delivered performance gap increasing

Next...

- Quick review of Limits to ILP: Chapter 3
- Thread Level Parallelism: Chapter 3
 Multithreading
 - Simultaneous Multithreading
- Multiprocessing: Chapter 4
 Fundamentals of multiprocessors
 » Synchronization, memory, ...
 - Chip level multiprocessing: Multi-Core


Limits to ILP

- Conflicting studies of ILP amount
 Benchmarks
 - Hardware sophistication
 - Compiler sophistication
- How much ILP is available using existing mechanisms with increasing HW budgets?
- Do we need to invent new HW/SW mechanisms to keep on processor performance curve?
 - Intel MMX, SSE (Streaming SIMD Extensions): 64 bit ints
 - Intel SSE2: 128 bit, including 2 64-bit Fl. Pt. per clock
 - Motorola AltaVec: 128 bit ints and FPs
 - Supersparc Multimedia ops, etc.

Overcoming Limits


- Advances in compiler technology + significantly new and different hardware techniques may be able to overcome limitations assumed in studies
- However, unlikely such advances when coupled with realistic hardware will overcome these limits in near future

5



Some numbers...

- Initial MIPS HW Model here; MIPS compilers.
- perfect caches; 1 cycle latency for all instructions (FP *,/); unlimited instructions issued/clock cycle




ILP Limitations: In Reality – Architecture "Parameters"


• Window size

- Large window size could lead to more ILP, but more time to examine instruction packet to determine parallelism
- Register file size
- Finite size of register file (virtual and physical) introduces more name dependencies
- Branch prediction
 - Effects of realistic branch predictor
 - Memory aliasing
 - Idealized memory dependencies:
 but compile time analysis cannot be perfect
 - Realistic:
 - » Global/stack: assume perfect predictions for global and stack data but all heap references will conflict
 » Inspection: deterministic compile time references
 - Inspection: deterministic compile time references
 R1(10) and R1(100) cannot conflict if R1 has not changed between the two
 - » None: all memory accesses are assumed to conflict

ILP Limitations: Architecture"Parameters" • Window size - Large window size could lead to more ILP, but more time to examine instruction packet to determine parallelism


10








9

NOW Handout Page 3










ILP Limitations: Architecture"Parameters"

Memory aliasing

- Idealized model assumes we can analyze all memory dependencies: compile time analysis cannot be perfect - Realistic:
- - » Global/stack: assume perfect predictions for global and stack data but all heap references will conflict
 - » Inspection: deterministic compile time references R1(10) and R1(100) cannot conflict if R1 has not changed between the two
 - » None: all memory accesses are assumed to conflict




How to Exceed ILP Limits of this study?


- These are not laws of physics; just practical limits for today, and perhaps overcome via research
- · Compiler and ISA advances could change results
- WAR and WAW hazards through memory: eliminated WAW and WAR hazards through register renaming, but not in memory usage
 - Can get conflicts via allocation of stack frames as a called procedure reuses the memory addresses of a previous frame on the stack

HW v. SW to increase ILP

- Memory disambiguation: HW best
- Speculation:
 - HW best when dynamic branch prediction better than compile time prediction
 - Exceptions easier for HW
 - HW doesn't need bookkeeping code or compensation code
 - -Very complicated to get right
- Scheduling: SW can look ahead to schedule better
- · Compiler independence: does not require new compiler, recompilation to run well 20

19





Thread Level Parallelism (TLP)

- ILP exploits implicit parallel operations within a loop or straight-line code segment
- TLP explicitly represented by the use of multiple threads of execution that are inherently parallel
- Goal: Use multiple instruction streams to improve
 - 1. Throughput of computers that run many programs
 - 2. Execution time of multi-threaded programs
- TLP could be more cost-effective to exploit than ILP


23




- e.g., a separate copy of register file, a separate PC, and for running independent programs, a separate page table
- memory shared through the virtual memory mechanisms, which already support multiple processes
- HW for fast thread switch; much faster than full process switch ≈ 100s to 1000s of clocks

• When switch?


- Fine Grain: Alternate instruction per thread
- Coarse grain: When a thread is stalled, perhaps for a cache miss, another thread can be executed






Course-Grained Multithreading

- Switches threads only on costly stalls, such as L2 cache misses •
- Advantages
 - Relieves need to have very fast thread-switching
 - Doesn't slow down thread, since instructions from other threads issued only when the thread encounters a costly stall
- Disadvantage is hard to overcome throughput losses from shorter stalls, due to pipeline start-up costs
 - Since CPU issues instructions from 1 thread, when a stall occurs, the pipeline must be emptied or frozen New thread must fill pipeline before instructions can complete
- Because of this start-up overhead, coarse-grained multithreading is better for reducing penalty of high cost stalls, where pipeline refill << stall time
- Used in IBM AS/400








Do both ILP and TLP?


- TLP and ILP exploit two different kinds of parallel structure in a program
- Could a processor oriented at ILP to exploit TLP?
 - functional units are often idle in data path designed for ILP because of either stalls or dependences in the code


- Could the TLP be used as a source of independent instructions that might keep the processor busy during stalls?
- Could TLP be used to employ the functional units that would otherwise lie idle when insufficient ILP exists?













Branch redirects Power 4	Out-of-order processing
B C B C B C C C C C C C C C C C C C C C	IXS IX IXR IXI LD ST WIN Xiat IXS ISS RF IXA IXC IXI ISS RF IXA IXA IXA ISS RF IXA IXA IXA ISS RF IXA IXA IXA
Branch redirects Power 5	2 commits
	Branch register sets BS RF CoedStore Distance WB Vier SS RF EA CoedStore SS RF EA CoedStore CoedStore SS RF EA CoedStore CoedStore CoedStore SS RF EA CoedStore CoedStore
2 fetch (PC), 2 initial decodes	ISS-RF- Floating-WB-XIer- point pipeline





Changes in Power 5 to support SMT

- Increased associativity of L1 instruction cache and the instruction address translation buffers
- Added per thread load and store queues
 Increased size of the L2 (1.92 vs. 1.44 MB) and L3
- Added separate instruction prefetch and
- Added separate instruction prefetch and buffering per thread
- Increased the number of virtual registers from 152 to 240
- Increased the size of several issue queues
- The Power5 core is about 24% larger than the Power4 core because of the addition of SMT support

Summary: Limits to ILP

- Doubling issue rates above today's 3-6 instructions per clock, say to 6 to 12 instructions, probably requires a processor to
 - issue 3 or 4 data memory accesses per cycle,
 - resolve 2 or 3 branches per cycle,
 - rename and access more than 20 registers per cycle, and
 fetch 12 to 24 instructions per cycle.
- The complexities of implementing these capabilities is likely to mean sacrifices in the
 - maximum clock rate - E.g. widest issue processor is the Itanium 2, but it also has the slowest clock rate, despite the fact that it consumes the most power!

39

Limits to ILP

- Most techniques for increasing performance increase power consumption
- The key question is whether a technique is energy efficient: does it increase power consumption faster than it increases performance?
- Multiple issue processors techniques all are energy inefficient.
- 1. Issuing multiple instructions incurs some overhead in logic that grows faster than the issue rate grows
- 2. Growing gap between peak issue rates and sustained performance
- Number of transistors switching = f(peak issue rate), and performance = f(sustained rate), growing gap between peak and sustained performance \Rightarrow increasing energy per unit of performance

41


And in conclusion ...

- Limits to ILP (power efficiency, compilers, dependencies ...) seem to limit to 3 to 6 issue for practical options •
- See to be interested to be a state to practical options
 Explicitly parallel (Data level parallelism) is next step to performance
 Coarse grain vs. Fine grained multihreading
 * Only on big stall vs. every clock cycle
- · Itanium/EPIC/VLIW is not a breakthrough in ILP
- In either scaling ILP or power consumption or complexity Balance of ILP and TLP decided in marketplace

- Instead of pursuing more ILP, architects are increasingly focusing on TLP implemented with single-chip multiprocessors: In 2000, IBM announced the 1st commercial single-chip, general-purpose multiprocessor, the Power4, which contains 2 Power3 processors and an integrated L2 cache Since then, Sun Microsystems, AMD, and Intel have switch to a focus on single-chip multiprocessors rather than more aggressive uniprocessors.

42

Multiprocessor Architectures... 43



Déjà vu all over again?

... today's processors ... are nearing an impasse as technologies approach the speed of light.."

David Mitchell, The Transputer: The Time Is Now (1989) Transputer had bad timing (Uniprocessor performance¹)

 \Rightarrow Procrastination rewarded: 2X seq. perf. / 1.5 years

"We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2005) All microprocessor companies switch to MP (2X CPUs / 2 yrs) ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs

Manufacturer/Year	AMD/'05	Intel/'06	IBM/'04	Sun/'05
Processors/chip	2	2	2	8
Threads/Processor	1	2	2	4
Threads/chip	2	4	4	32

Other Factors ⇒ Multiprocessors

- Growth in data-intensive applications – Data bases, file servers, ...
- Growing interest in servers, server perf.
- Increasing desktop perf. less important
 Outside of graphics
- Improved understanding in how to use multiprocessors effectively
- Especially server where significant natural TLP
 Advantage of leveraging design investment

46

- by replication
- Rather than unique design

Flynn's Taxonomy


M.J. Flynn, "Very High-Speed Computers", Proc. of the IEEE, V 54, 1900-1909, Dec. 1966.


• Flynn classified by data and control streams in 1966

Single Instruction Single	Single Instruction Multiple
Data (SISD)	Data <u>SIMD</u>
(Uniprocessor)	(single PC: Vector, CM-2)
Multiple Instruction Single	Multiple Instruction Multiple
Data (MISD)	Data <u>MIMD</u>
(????)	(Clusters, SMP servers)

- SIMD ⇒ Data Level Parallelism
- MIMD ⇒ Thread Level Parallelism
- MIMD popular because
 - Flexible: N pgms and 1 multithreaded pgm
 - Cost-effective: same MPU in desktop & MIMD

<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>





Distributed Memory Multiprocessor

- Pro: Cost-effective way to scale memory bandwidth
 - If most accesses are to local memory
- Pro: Reduces latency of local memory accesses
- Con: Communicating data between processors more complex
- Con: Must change software to take advantage of increased memory BW

2 Models for Communication and Memory Architecture

- 1. Communication occurs by explicitly passing messages among the processors: message-passing multiprocessors
- 2. Communication occurs through a shared address space (via loads and stores): shared memory multiprocessors either
 - UMA (Uniform Memory Access time) for shared address, centralized memory MP
 - NUMA (Non Uniform Memory Access time multiprocessor) for shared address, distributed memory MP
- In past, confusion whether "sharing" means sharing physical memory (Symmetric MP) or sharing address space

51


Challenges of Parallel Processing First challenge is % of program

- First challenge is % of program inherently sequential
- Suppose 80X speedup from 100 processors. What fraction of original program can be sequential?
 - a.10%
 - b.5%
 - c.1%

d.<1%

53

Amdahl's Law Answers



Challenges of Parallel Processing

- Second challenge is long latency to remote memory
- Suppose 32 CPU MP, 2GHz, 200 ns remote memory, all local accesses hit memory hierarchy and base CPI is 0.5. (Remote access = 200/0.5 = 400 clock cycles.)
- What is performance impact if 0.2% instructions involve remote access?
 - a. 1.5X
 - b. 2.0X
 - c. 2.5X

CPI Equation

- CPI = Base CPI + Remote request rate x Remote request cost
- CPI = 0.5 + 0.2% x 400 = 0.5 + 0.8 = 1.3
- No communication is 1.3/0.5 or 2.6 faster than 0.2% instructions involve local access

55

Challenges of Parallel Processing

- 1. Application parallelism ⇒ primarily via new algorithms that have better parallel performance
- 2. Long remote latency impact \Rightarrow both by architect and by the programmer
- For example, reduce frequency of remote accesses either by
 - Caching shared data (HW)
 - Restructuring the data layout to make more accesses local (SW)
- We will cover details on HW to help latency via caches


57


Symmetric Shared-Memory Architectures


- From multiple boards on a shared bus to multiple processors inside a single chip
- Caches both
 - Private data are used by a single processor
 - Shared data are used by multiple processors

58

Caching shared data
 ⇒ reduces latency to shared data,
 memory bandwidth for shared data,
 and interconnect bandwidth
 ⇒ cache coherence problem







61

What Does Coherency Mean? · Informally: "Any read must return the most recent write" - Too strict and too difficult to implement Better: – "Any write must eventually be seen by a read" All writes are seen in proper order ("serialization") Two rules to ensure this:

- "If P writes x and P1 reads it, P's write will be seen by P1 if the read and write are sufficiently far apart"
- Writes to a single location are serialized: seen in one order
- - » Latest write will be seen
 - » Otherwise could see writes in illogical order
 - (could see older value after a newer value)

62

64

Defining Coherent Memory System

- Preserve Program Order: A read by processor P to 1. location X that follows a write by P to X, with no writes of X by another processor occurring between the write and the read by P, always returns the value written by P
- Coherent view of memory: Read by a processor to 2. location X that follows a write by another processor to X returns the written value if the read and write are sufficiently separated in time and no other writes to X occur between the two accesses
- 3. Write serialization: 2 writes to same location by any 2 processors are seen in the same order by all processors If not, a processor could keep value 1 since saw as last write
 - For example, if the values 1 and then 2 are written to a location, processors can never read the value of the location as 2 and then later read it as 1

Cache Coherence Protocols


- Directory based Sharing status of a block of physical memory is kept in just one location, the 1. directory
- 2. <u>Snooping</u> Every cache with a copy of data also has a copy of sharing status of block, but no centralized state is kept
 - All caches are accessible via some broadcast medium (a bus or switch)
 - All cache controllers monitor or snoop on the medium to determine whether or not they have a copy of a block that is requested on a bus or switch access
 - We will cover details of Snooping based cache coherence protocol...





 From multiple boards on a shared bus to multiple processors inside a single chip

Caches both

- Private data are used by a single processor
- Shared data are used by multiple processors
- Caching shared data
 ⇒ reduces latency to shared data,
 memory bandwidth for shared data,
 and interconnect bandwidth
 ⇒ cache coherence problem







Defining Coherent Memory System

- Preserve Program Order: A read by processor P to location X that follows a write by P to X, with no writes of X by another processor occurring between the write and the read by P, always returns the value written by P
- <u>Coherent view of memory</u>: Read by a processor to location X that follows a write by another processor to X returns the written value if the read and write are sufficiently separated in time and no other writes to X occur between the two accesses
- 3. Write serialization: 2 writes to same location by any 2 processors are seen in the same order by all processors
 - If not, a processor could keep value 1 since saw as last write
 For example, if the values 1 and then 2 are written to a location, processors can never read the value of the location as 2 and then later read it as 1

69

Write Consistency

· For now assume

- 1. A write does not complete (and allow the next write to occur) until all processors have seen the effect of that write
- 2. The processor does not change the order of any write with respect to any other memory access
- ⇒ if a processor writes location A followed by location B, any processor that sees the new value of B must also see the new value of A
- These restrictions allow the processor to reorder reads, but forces the processor to finish writes in program order

70

72


Basic Schemes for Enforcing Coherence


- Program on multiple processors will normally have copies of the same data in several caches
 – Unlike I/O, where its rare
- Rather than trying to avoid sharing in SW, SMPs use a HW protocol to maintain coherent caches – Migration and Replication key to performance of shared data
- <u>Migration</u> data can be moved to a local cache and used there in a transparent fashion
- Reduces both latency to access shared data that is allocated remotely and bandwidth demand on the shared memory
- Replication for reading shared data simultaneously, since caches make a copy of data in local cache
 Reduces both latency of access and contention for read shared data

71

2 Classes of Cache Coherence Protocols


- 1. <u>Directory based</u> Sharing status of a block of physical memory is kept in just one location, the <u>directory</u>
- 2. <u>Snooping</u> Every cache with a copy of data also has a copy of sharing status of block, but no centralized state is kept
 - All caches are accessible via some broadcast medium (a bus or switch)
 - All cache controllers monitor or snoop on the medium to determine whether or not they have a copy of a block that is requested on a bus or switch access





Basic Snoopy Protocols

- Write Invalidate versus Broadcast:
 - Invalidate requires one transaction per write-run
 - Invalidate uses spatial locality: one transaction per block
 - Broadcast has lower latency between write and read
 Broadcast uses up bus bandwidth...does not scale well



Architectural Building Blocks

- Cache block state transition diagram
 FSM specifying how disposition of block changes
 » invalid, valid, exclusive
- Broadcast Medium Transactions (e.g., bus)
 - Fundamental system design abstraction
 - Logically single set of wires connect several devices
 - Protocol: arbitration, command/addr, data
 - \Rightarrow Every device observes every transaction
- Broadcast medium enforces serialization of read or write accesses ⇒ Write serialization
 - 1st processor to get medium invalidates others copies
 - Implies cannot complete write until it obtains bus
 - All coherence schemes require serializing accesses to same cache block
- Also need to find up-to-date copy of cache block

77

Locate up-to-date copy of data

- Write-through: get up-to-date copy from memory
 Write through simpler if enough memory BW
- Write-back harder
- Most recent copy can be in a cache
- Can use same snooping mechanism
 - 1. Snoop every address placed on the bus
 - 2. If a processor has dirty copy of requested cache block, it provides it in response to a read request and aborts the memory access
 - Complexity from retrieving cache block from cache, which can take longer than retrieving it from memory
- Write-back needs lower memory bandwidth
 ⇒ Support larger numbers of faster processors
 ⇒ Most multiprocessors use write-back

Cache Resources for WB Snooping

- · Normal cache tags can be used for snooping
- · Valid bit per block makes invalidation easy
- · Read misses easy since rely on snooping
- Writes ⇒ Need to know if know whether any other copies of the block are cached
 - No other copies ⇒ No need to place write on bus for WB
 Other copies ⇒ Need to place invalidate on bus

Cache Resources for WB Snooping

- To track whether a cache block is shared, add extra state bit associated with each cache block, like valid bit and dirty bit
 - Write to Shared block ⇒ Need to place invalidate on bus and mark cache block as private (if an option)
 - No further invalidations will be sent for that block
 - This processor called <u>owner</u> of cache block
 - Owner then changes state from shared to unshared (or exclusive)

79

Cache behavior in response to bus

- Every bus transaction must check the cacheaddress tags
 - could potentially interfere with processor cache accesses
- A way to reduce interference is to duplicate tags – One set for caches access, one set for bus accesses
- Another way to reduce interference is to use L2 tags
 Since L2 less heavily used than L1
 - ⇒ Every entry in L1 cache must be present in the L2 cache, called the inclusion property
 - If Snoop gets a hit in L2 cache, then it must arbitrate for the L1 cache to update the state and possibly retrieve the data, which usually requires a stall of the processor

81

Example Protocol

- Snooping coherence protocol is usually implemented by incorporating a finite-state controller in each node
- Logically, think of a separate controller associated with each cache block


 That is, snooping operations or cache requests for different blocks can proceed independently
- In implementations, a single controller allows multiple operations to distinct blocks to proceed in interleaved fashion
 - that is, one operation may be initiated before another is completed, even through only one cache access or one bus access is allowed at time


82

Write-through Invalidate Protocol PrRd/ --· 2 states per block in each cache PrWr / BusWr as in uniprocessor V, BusWr / - state of a block is a p-vector of states Hardware state bits associated with blocks that are in the cache PrRd / BusRd other blocks can be seen as being in invalid (not-present) state in that cache Т · Writes invalidate all other cache PrWr / BusWr copies can have multiple simultaneous readers of block,but write invalidates them e Tag Data State Tag Data R PrRd: Processor Read PrWr: Processor Write \$ BusRd: Bus Read **BusWr: Bus Write**

Mem

I/O devices





Cache Coherence Mechanism

- Cache coherence mechanism
- (protocol/controller) receives requests from: – Processor
 - Bus
- Responds to requests
 - Depending on hit or miss, read or write, and state of block

Request	Source	State of addressed cache block	Type of cache action	Function and explanation
Read Hit	Proc.	Shared or modified	Normal hit	Read data in cache
Read miss	Proc.	Invalid	Normal miss	Place read miss on bus
Read miss	Proc.	Shared	Replacement	Address conflict miss:place read miss on bus
Read miss	Proc.	Modified	Replacement	Address conflict miss: write back block, then place read miss on bus


86


Request	Source	State of addressed cache block	Type of cache action	Function and explanation
Write Hit	Proc.	Modified	Normal hit	Write data in cache
Write Hit	Proc.	Shared	Coherence	Place invalidate on bus. These operations only change state and do not fetch data
Write miss	Proc.	Invalid	Normal miss	Place write miss on bus
Write miss	Proc.	Shared	Replacement	Address conflict miss: place write miss on bus
Write miss	Proc.	Modified	Replacement	Address conflict miss: write back block, then place write miss on bus


Request	Source	State of addressed cache block	Type of cache action	Function and explanation
Read Miss	Bus	Shared	No action	Allow memory to service read miss
Read miss	Bus	Modified	Coherence	Attempt to share data: place cache block on bus and change state to shared
Invalidate	Bus	Shared	Coherence	Attempt to write shared block: invalidate the block
Write miss	Bus	Shared	Coherence	Attempt to write block that is shared: invalidate the block
Write miss	Bus	Modified	Coherence	Attempt to write block that is exclusive elsewhere: write back the cache block and make its state invalid


Cache Coherence Protocol

 Can implement the protocol using Finite State Machines














Exam	ple											
	P1			P2			Bus				Mem	orv
step	State	Addr	Value		Addr	Value		Proc.	Addr	Value		
P1 Write 10 to A1												
P1: Read A1			1									
P2: Read A1												
	_											
P2: Write 20 to A1	-		-		-							
P2: Write 40 to A2	-		-									
12.11110 10 10 10			-							-	<u> </u>	-
									ماد			
			es A1 a				ne cao	ine bi	OCK,			
	in	nitial ca	ache s	tate is	invali	d						














Implementing Snooping Caches

- Multiple processors must be on bus, access to both addresses and data
- Add a few new commands to perform coherency, in addition to read and write
- Processors continuously snoop on address bus – If address matches tag, either invalidate or update
- Since every bus transaction checks cache tags, could interfere with CPU just to check:
 - solution 1: duplicate set of tags for L1 caches just to allow checks in parallel with CPU
 solution 2: L2 cache already duplicate, provided L2 obeys inclusion with L1 cache
 - provided L2 obeys inclusion with L1 cache » block size, associativity of L2 affects L1


103

Limitations in Symmetric Shared-Memory Multiprocessors and Snooping Protocols

- Single memory accommodate all CPUs ⇒ Multiple memory banks
- Bus-based multiprocessor, bus must support both coherence traffic & normal memory traffic
- ⇒ Multiple buses or interconnection networks (cross bar or small point-to-point)
- Opteron
 - Memory connected directly to each dual-core chip
 - Point-to-point connections for up to 4 chips
 - Remote memory and local memory latency are similar, allowing OS Opteron as UMA computer

Performance of Symmetric Shared-Memory Multiprocessors

- Cache performance is combination of
- 1. Uniprocessor cache miss traffic
- 2. Traffic caused by communication
 Results in invalidations and subsequent cache misses
- 4th C: coherence miss
 - Joins Compulsory, Capacity, Conflict





105


Example: True v. False Sharing v. <u>Hit?</u>

• Assume x1 and x2 in same cache block. P1 and P2 both read x1 and x2 before.

Time	P1	P2	True, False, Hit? Why?
1	Write x1		True miss; invalidate x1 in P2
2		Read x2	False miss; x1 irrelevant to P2
3	Write x1		False miss; x1 irrelevant to P2
4		Write x2	False miss; x1 irrelevant to P2
5	Read x2		True miss; invalidate x2 in P1
			107









Scalable Approach: Directories


- Every memory block has associated directory information
 - keeps track of copies of cached blocks and their states
 - on a miss, find directory entry, look it up, and communicate only with the nodes that have copies if necessary
 - in scalable networks, communication with directory and copies is through network transactions
- Many alternatives for organizing directory information





113

Distributed Directory MPs



A Popular Middle Ground

- Two-level "hierarchy"
- Individual nodes are multiprocessors, connected nonhiearchically

 e.g. mesh of SMPs
- Coherence across nodes is directory-based
- directory keeps track of nodes, not individual processors
 Coherence within nodes is snooping or directory
 orthogonal, but needs a good interface of functionality
- SMP on a chip directory + snoop?

Summary

- Caches contain all information on state of cached
 memory blocks
- Snooping and Directory Protocols similar; bus makes snooping easier because of broadcast (snooping => uniform memory access)
- Directory has extra data structure to keep track of state of all cache blocks
- Distributing directory => scalable shared address multiprocessor => Cache coherent, Non uniform memory access



 What is consistency? When must a processor see the new value? e.g., seems that P1: A = 0; B = 0: P2:

B = 1; if (A == 0) ... A = 1; L1: if (B == 0) ... L2: · Impossible for both if statements L1 & L2 to be true?

- What if write invalidate is delayed & processor continues?
- · Memory consistency models: what are the rules for such cases?
- Sequential consistency: result of any execution is the same as if the accesses of each processor were kept in order and the accesses among different processors were interleaved \Rightarrow assignments before ifs above SC: delay all memory accesses until all invalidates done

117

Memory Consistency Model Schemes faster execution to sequential consistency · Not an issue for most programs; they are synchronized A program is synchronized if all access to shared data are ordered by synchronization operations write (x) release (s) {unlock}

acquire (s) {lock}

read(x)

- · Only those programs willing to be nondeterministic are not synchronized: "data race": outcome f(proc. speed)
- Several Relaxed Models for Memory Consistency since most programs are synchronized; characterized by their attitude towards: RAR, WAR, RAW, WAW to different addresses

118

Relaxed Consistency Models: The Basics

- Key idea: allow reads and writes to complete out of order, but to use synchronization operations to enforce ordering, so that a synchronized program behaves as if the processor were sequentially consistent
 - By relaxing orderings, may obtain performance advantages Also specifies range of legal compiler optimizations on shared data

 - Unless synchronization points are clearly defined and programs are synchronized, compiler could not interchange read and write of 2 shared data items because might affect the semantics of the program
- · 3 major sets of relaxed orderings:
- 1. $W \rightarrow R$ ordering (all writes completed before next read) Because retains ordering among writes, many programs that operate under sequential consistency operate under this model, without additional synchronization. Called processor consistency
- 2. W \rightarrow W ordering (all writes completed before next write)
- 3. R \rightarrow W and R \rightarrow R orderings, a variety of models depending on ordering restrictions and how synchronization operations enforce ordering
- Many complexities in relaxed consistency models; defining precisely what it means for a write to complete; deciding when processors can see values that it has written 119

Mark Hill observation

- Instead, use speculation to hide latency from strict consistency model
 - If processor receives invalidation for memory reference before it is committed, processor uses speculation recovery to back out computation and restart with invalidated memory reference
- 1. Aggressive implementation of sequential consistency or processor consistency gains most of advantage of more relaxed models
- 2. Implementation adds little to implementation cost of speculative processor
- 3. Allows the programmer to reason using the simpler programming models

Fundamental Issue: Synchronization

- To cooperate, processes must coordinate
- Message passing is implicit coordination with transmission or arrival of data

Shared address => additional operations to explicitly coordinate: e.g., write a flag, awaken a thread, interrupt a processor

121

Synchronization

- Why Synchronize? Need to know when it is safe for different processes to use shared data
- Issues for Synchronization:
 - Uninterruptable instruction to fetch and update memory (atomic operation);
 - User level synchronization operation using this primitive;
 - For large scale MPs, synchronization can be a bottleneck; techniques to reduce contention and latency of synchronization

122

Coordination/Synchronization Constructs

- For shared memory and message passing two types of synchronization activity
 - Sequence control ... to enable correct operation
 - Access control ... to allow access to common resources
- synchronization activities constitute an overhead!

Synchronization Constructs

- Barrier synchronization
- for sequence control
- processors wait at barrier till all (or subset) have completed
- hardware implementations available
- can also implement in s/w
- Critical section access control mechanisms
 - Test&Set Lock protocolsSemaphores

Barrier Synchronization

- Many programs require that all processes come to a "barrier" point before proceeding further
 this constitutes a synchronization point
- Concept of Barrier
 - When processor hits a barrier it cannot proceed further until ALL processors have hit the barrier point
- » note that this forces a global synchronization point
 Can implement in S/W or Hardware
 - in s/w can implement using a shared variable; proc checks value of shared variable

125

Barrier Synch... Example

For i := 1 to N do in parallel A[i] := k* A[i]; B[i] := A[i] + B[i]; endfor BARRIER POINT for i := 1 to N do in parallel C[i] := B[i] + B[i-1] + B[i-2];

126

128

Barrier Synchronization: Implementation

Bus based

- each processor sets single bit when it arrives at barrier
- collection of bits sent to AND (or OR) gates
- send outputs of gates to all processors
- number of synchs/cycle grows with N (proc) if change in bit at one proc can be propagated in since cycle
 » takes O(log N) in reality
- delay in performance due to barrier measured how? Multiple Barrier lines
- a barrier bit sent to each processor
- each can set bit for each barrier line
- X1,...,Xn in processor; Y1,...,Yn is barrier setting

Synchronization: Message Passing


- · Synchronous vs. Asynchronous
- Synchronous: sending and receiving process synch in time and space
 - system must check if (i) receiver ready, (ii) path available and (iii) one or more to be sent to same or multiple dest
 - also known as blocking send-receive
 - send and receive process cannot continue past instruction till message transfer complete
- · Asychronous: send&rec do not have to synch

Lock Protocols


Test&Set (lock) temp <- lock lock := 1 return (temp);

Reset (lock) lock :=0

Process waits for lock to be 0 can remove indefinite waits by ???



Z= A*B + [(C*D) * (I+C var S_w, S_y are semaphore		
initial: S_w=S_y= 0	Double and a	
P1: begin	P2: begin	
U = A*B	W = C*D	
P(S_y) Z = U + Y	V(S_w) end	
end	enu	
P3: begin		
X= I+G		
P(S_w)		
Y= W*X		
V(S_y)		
end		
		131



Fundamental Issue: Performance and Scalability

- · Performance must scale with system size
 - problem/workload size
- · Amdahl's Law
 - perfect speedup cannot be achieved since there is a inherently sequential part to every program
- Scalability measures
 - Efficiency (speedup per processor)

133

Parallel Algorithms Solving problems on a multiprocessor architecture requires design of parallel algorithms How do we measure efficiency of a parallel algorithm ? - 10 seconds on Machine 1 and 20 seconds on machine 2 which algorithm is better ? 134

Parallel Algorithm Complexity

- Parallel time complexity
 - Express in terms of Input size and System size (num of processors)
 T(N,P): input size N, P processors

 - Relationship between N and P
 - » Independent size analysis no link between N and P » Dependent size P is a function of N; eg. P=N/2
- Speedup: how much faster than sequential - S(P)= T(N,1)/T(N,P)
- Efficiency: speedup per processor

S(P)/P

Parallel Computation Models

- Shared Memory ٠
 - Protocol for shared memory ?..what happens when two
 - processors/processes try to access same data
 - » EREW: Exclusive Read, Exclusive Write
 - » CREW: Concurrent Read, Exclusive Write
 - » CRCW: Concurrent read, Concurrent write

Distributed Memory

 Explicit communication through message passing » Send/Receive instructions

135

Formal Models of Parallel Computation

- Alternating Turing machine
- P-RAM model
 - Extension of sequential Random Access Machine (RAM) model
- RAM model
 - One program
 - One memory
 - One accumulator
 - One read/write tape

P-RAM model

- P programs, one per processor
- One memory
- In distributed memory it becomes P memories
- P accumulators
- One read/write tape
- Depending on shared memory protocol we have
 _ CREW P-RAM
 - EREW PRAM
 - CRCW PRAM

138

140

137

PRAM Model

- Assumes synchronous execution
- · Idealized machine
 - Helps in developing theoretically sound solutions
 - Actual performance will depend on machine characteristics and language implementation

PRAM Algorithms -- Summing Add N numbers in parallel using P processors How to parallelize ?

Parallel Summing

- Using N/2 processors to sum N numbers in O(Log N) time
- Independent size analysis:
 - Do sequential sum on N/P values and then add in parallel - Time= O(N/P + log P)

141

Parallel Sorting on CREW PRAM

- Sort N numbers using P processors Assume P unlimited for now.
- Given an unsorted list (a1, a2,...,an) created sorted list W, where W[i]<W[i+1]
- Where does a1 go ?

142


Parallel Sorting on CREW PRAM

- Using P=N² processors •
- For each processor P(i,j) compare ai>aj • If ai>aj then R[i,j]=1 else 0
 - Time = O(1)
- For each "row" of processors P(i,j) for j=1 to j=N do parallel sum to compute rank Compute R[i]= sum of R[i,j]
- Time = O(log N)
- Write ai into W[R(i)]
- Total time complexity= O(log N)

Parallel Algorithms

- Design of parallel algorithm has to take system ٠ architecture into consideration
- Must minimize interprocessor communication in a distributed memory system
 - Communication time is much larger than computation
 - Comm. Time can dominate computation if not problem is not "partitioned" well
- Efficiency •

144



Synchronization..continued..

- Why Synchronize? Need to know when it is safe for different processes to use shared data
- Issues for Synchronization:
 - Uninterruptable instruction to fetch and update memory (atomic operation);
 - User level synchronization operation using this primitive;
 - For large scale MPs, synchronization can be a bottleneck; techniques to reduce contention and latency of synchronization

146

148

Uninterruptable Instruction to Fetch and Update Memory

- Atomic exchange: interchange a value in a register for a value in memory
 - $0 \Rightarrow$ synchronization variable is free
 - $1 \Rightarrow$ synchronization variable is locked and unavailable
 - Set register to 1 & swap
 - New value in register determines success in getting lock
 0 if you succeeded in setting the lock (you were first)
 1 if other processor had already claimed access
 - Key is that exchange operation is indivisible
- · Test-and-set: tests a value and sets it if the value passes the test
- Fetch-and-increment: it returns the value of a memory location and atomically increments it
 - 0 \Rightarrow synchronization variable is free

147

Uninterruptable Instruction to Fetch and Update Memory • Hard to have read & write in 1 instruction: use 2 instead Load linked (or load locked) + store conditional - Load linked returns the initial value Store conditional returns 1 if it succeeds (no other store to same memory location since preceding load) and 0 otherwise · Example doing atomic swap with LL & SC: try: mov R3.R4 ; mov exchange value

- II	R2,0(R1)	; load linked
SC	R3,0(R1)	; store conditional
beqz	R3,try	; branch store fails (R3 = 0)
mov	R4,R2	; put load value in R4
Example	doina fetch	h & increment with LL & S

П

addi

try:

- with LL & SC: R2,0(R1) R2,R2,#1 ; load linked ; increment (OK if reg-reg) R2,0(R1) ; store conditional R2,try ; branch store fails (R2 = 0)
- beqz

User Level Synchronization— Operation Using this Primitive

- Spin locks: processor continuously tries to acquire, spinning around a loop trying to get the lock li R2,#1 lockit: exch R2,0(R1) ;atomic exchange bnez R2,lockit ;already locked?
- Other user level synchronization primitives can be constructed similarly from HW primitives

<list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

149

Multiprocessors: Summary

- Parallel processing is "old news"
- ILP is "old news"
- To get over the "ILP Wall" use Simultaneous multithreading (SMT) this is "new" news!
- Put multiprocessing on a single chip, to get multi-core processors –this is "new" news!

And in Conclusion ...

- Caches contain all information on state of cached memory blocks
- Snooping cache over shared medium for smaller MP by invalidating other cached copies on write
- Sharing cached data ⇒ Coherence (values returned by a read), Consistency (when a written value will be returned by a read)
- Snooping and Directory Protocols similar; bus makes snooping easier because of broadcast (snooping => uniform memory access)
- Directory has extra data structure to keep track
 of state of all cache blocks
- Distributing directory => scalable shared address multiprocessor => Cache coherent, Non uniform memory access

151