



What it is not..

- What the course is not
 - > Detailed exposition on hardware design
 - Semiconductor technology details
 - Case studies

9

> How to assemble/buy a new computer



CS 211: Computer Architecture, Bhagi Narahari

CS 211: Co

Let's look at Architecture Trends, Technologies

- Interplay between hardware and software
- Implications of technology trends on emerging architecture designs

G

CS 211: Computer Architecture, Bh



An Important Idea: what are Computers meant to do ?

- We will be solving problems that are describable in English (or Greek or French or Hindi or Chinese or ...) and using a box filled with electrons and magnetism to accomplish the task.
 - > This is accomplished using a system of well defined (sometimes) transformations that have been developed over the last 50+ years.
 - As a whole the process is complex, examined individually the steps are simple and straightforward





























S		Technology Trei	nds summary
		Capacity	Speed (latency)
	Logic	2x in 2 years	2x in 3 years
	DRAM	4x in 3 years	2x in 10 years
	Disk	4x in 3 years	2x in 10 years
CS 2	11: Computer Archited	cture, Bhagi Narahari	

















Instruction Level Parallelism: Shrinking of the Parallel Processor

- Put multiple processors into one chip
- execute multiple instructions in each cycle
- move from multiple processor architectures to multiple issue processors
- Two classes of Instruction Level Parallel (ILP) processors
 - Superscalar processors
 - Explicitly Parallel Instruction Computers (EPIC) > also known as Very Large Ins Word (VLIW)









Importance of Compilers in ILPArchitectures

- Role of compiler more important than
 ever
 - optimize code
 - € analyze dependencies between instructions
 - extract parallelism
 - € schedule code onto processors
 - EPIC processors does not have any hardware utilities for scheduling, conflict resolution etc.
 - chas to be done by the compiler















Crossroads: Conventional Wisdom in Comp. Arch

- Old Conventional Wisdom: Power is free, Transistors expensive New Conventional Wisdom: "Power wall" Power expensive, Xtors free (Can put more on chip than can afford to turn on)
- Old CW: Sufficiently increasing Instruction Level Parallelism via compilers, innovation (Out-of-order, speculation, VLIW, ...)
 New CW: "ILP wall" law of diminishing returns on more HW for ILP
- Old CW: Multiplies are slow, Memory access is fast
 New CW: "Memory wall" Memory slow, multiplies fast (200 clock cycles to DRAM memory, 4 clocks for multiply)













CS 211: Computer Architecture, Bhagi M











Performance
How do you measure performance?
 Throughput Number of tasks completed per time unit
 Response time/latency time taken to complete the task
 metric chosen depends on user commun System admin vs single user submitting homework

Plane	DC to Paris	Speed	Passengers	Performance '
Boeing 747	6.5 hours	610 mph	470	
BAD/Sud Concodre	3 hours	1350 mph	132	

The Bottom Line: Performance (and Cost))
Plane	DC to Paris	Speed	Passengers	Throughput (pmph)
Boeing 747	6.5 hours	610 mph	470	286,700
BAD/Sud Concodre	3 hours	1350 mph	132	178,200
Time to run - Time to t Tasks per • Passen	3 hours n the task (E ravel from DC to unit time (Th ger miles pe	1350 mph Execution T o Paris proughput/ler hour; hou	132 "ime/Respons Bandwidth) w many passe	178,200 e Time/Late

S	Perf	The Bottom Line: ormance (and Cost)
	"X is n times fast	er than Y" means
	<pre>ExTime(Y)</pre>	Performance(X)
	ExTime(X)	Performance(Y)
	Speed of Conce	orde vs. Boeing 747
	Throughput of	Boeing 747 vs. Concorde
CS	211: Computer Architecture, Bhagi Naraha	ń



CS 211



Factors that	affect these	e com	ponents
Program	Inst. Count	CPI	CIOCK Rate
Compiler	X	(X)	
Inst Set	X	(A) X	())
Organization	~	x	X
MicroArch		Ŷ	X
Technology		~	X
Consider al Workloads	l three compon	ents wl	hen optimizii









SPEC: System Performance Evaluation

- First Round 1989
- > 10 programs yielding a single number ("SPECmarks")
 Second Round 1992
- SPECInt92 (6 int. programs) and SPECfp92 (14 flt pt.)
 Third Round 1995
 - SPECint95 (8 int programs) and SPECfp95 (10 flt pt)
- Fourth Round 2000: SPEC CPU2000
 - > 12 Integer, 14 Floating point
 - > 2 choices on compilation; "aggressive" or "conservative"
 - > multiple data sets so that can train compiler if trying to collect data for input to compiler to improve optimization
- Why SPEC: characterization of wide spectrum of use











Focus on the Common Case

Common sense guides computer design

- > Since its engineering, common sense is valuable
- In making a design trade-off, favor the frequent case over the infrequent case
- E.g., Instruction fetch and decode unit used more frequently than multiplier, so optimize it 1st
- E.g., If database server has 50 disks / processor, storage dependability dominates system dependability, so optimize it 1st
- Frequent case is often simpler and can be done faster than the infrequent case
 - E.g., overflow is rare when adding 2 numbers, so improve performance by optimizing more common case of no overflow
 - May slow down overflow, but overall performance improved by optimizing for the normal case
- What is frequent case and how much performance improved by making case faster => Amdahl's Law







