









CS 211: Computer Architecture, Bhagi Narahari



- > compiler generates architecture and code for it
- > Example: FPGA based processors



computing
> Workstations, no power limitation, no size
limitation...sometimes cost not an issue to
begin with

CS 211: Computer Architecture, Bhagi Narahari































Definition – Hardware/Software Co-Design

A design methodology supporting the cooperative and concurrent development of hardware and software (co-specification, co-development, and co-verification) in order to achieve shared functionality and performance goals for a combined system¹.

+ economic goals

 Gupta, R. and De Micheli, G., "Hardware-Software Cosynthesis for Digital Systems," *IEEE Design & Test of Computers*, September 1993, pp. 29-41.

CS 211: Computer Architecture, Bhagi Narahari



CS 211: Computer Architecture, Bhagi Narahari







- Constrained system resources
- > Minimized human-machine interface (if at all)
- Singly-focused application that runs when power is applied and terminates when power source is turned off or depleted.

CS 211: Computer Architecture, Bhagi Narahari

Modern Embedded Systems

- Personal digital assistant (PDA).
- Consumer electronics (e.g. digital cameras and household appliances)
- Cell phone

S

- Automobile engines, fuel control, etc.
- Global Positioning System (GPS) units
- Printers
- Home automation systems
- Manufacturing plants process control

CS 211: Computer Architecture, Bhagi Narahari



















• Low power.

6

CS 211: Computer Architecture, Bhagi Na

- Battery powered devices; battery size
- Designed to tight deadlines by small teams.





Program design and analysis for Embedded Systems

• Optimizing for execution time.

G

CS 211: Computer Arch

- Optimizing for energy/power.
- Optimizing for program size.





Issues in Compiling for Embedded Systems

- **Code Generation for Specialized Architecture**
- Code size

S

9

- Using techniques for performance optimizations, such as loop unrolling etc., can increase code size
- Timing requirements
 - To get precise timing may need to use assembly language Not always "fast as you can" may need minimum time, and duration
- Energy/Power optimization

 - Can we control power through software?? Instruction power use of low power instructions ۶
 - Dynamic voltage scaling
 - Memory power optimization

 - Placement of data Dynamic power control of memory modules For i=1 to N A[i]=A[i]*2; For j=1 to N B[i]=B[i]+10;

CS 211: Computer Architecture, Bhagi Naraha

G **Key Insights: Literature** Do all type of ALU instructions consume same amount of power ? > Run different type of instructions and collect power numbers > Observed that add/sub take much less than multiply Try to replace multiply instructions with series of additions and shifts (strength reduction) However, care must be taken since <u>time</u> penalty incurred can offset savings in energy!

CS 211: Cor

Key Insights: Memory

- Do number of accesses to memory matter
 - > Major impact on timing and therefore energy
- Does location in memory play a role ?
 - > Effect on number of memory modules that need to be "active"
 - Placing data into memory can be used to switch memory modules on or off and have big savings in power -- Levy, Crilly, Narahari, 2000





Reducing code size Avoid function inlining. Choose CPU with compact instructions. Use specialized instructions where possible.

CS 211: Com

Adding logic to a board

• Programmable logic devices (PLDs) provide low/medium density logic.

9

- Field-programmable gate arrays (FPGAs) provide more logic and multi-level logic.
- Application-specific integrated circuits (ASICs) are manufactured for a single purpose.







