

6	Course Objectives: Where are we?
CS 135	















6	Memory Hierarchies
•	Key Principles
	 Locality – most programs do not access code or data uniformly
	Smaller hardware is faster
•	Goal
	Design a memory hierarchy "with cost almost as low as the cheapest level of the hierarchy and speed almost as fast as the fastest level"
	> This implies that we be clever about keeping more likely used data as "close" to the CPU as possible
•	Levels provide subsets
	Anything (data) found in a particular level is also found in the next level below.
	 Each level maps from a slower, larger memory to a smaller but faster memory.

























S	Cache DesignQuestions	6	<u>Where can a bloc</u>
• Q1 the	: Where can a block be placed in e upper level?	•	3 schemes for blo cache:
>	block placement		Direct mapped cache
• Q2 upp > t	: How is a block found if it is in the ber level?		 Block (or data to be cache Usually: (Block add
• Q3 a r	8: Which block should be replaced on niss?		 Fully associative cac Block can be place
*	block replacement		Set associative cache
• Q4	l: What happens on a write?		Set" = a group of b
> \	Write strategy		 Block mapped onto anywhere within the
			> Usually: (Block add
CS 135		CS	135 > If n blocks in a set,



- Set = a group of blocks in the cache
- Block mapped onto a set & then block can be placed anywhere within that set
- Usually: (Block address) MOD (# of sets in the cache)
- If n blocks in a set, we call it n-way set associative



























Which block should be replaced on a <u>cache miss?</u>

- If we look something up in cache and entry not there, generally want to get data from memory and put it in cache
 - > B/c principle of locality says we'll probably use it again
- <u>Direct mapped</u> caches have 1 choice of what block to replace
- <u>Fully associative</u> or <u>set</u> <u>associative</u> offer more choices
- Usually 2 strategies:
 - Random pick any possible block and replace it
 - > LRU stands for "Least Recently Used"
 - > Why not throw out the block not used for the longest time
 - Usually approximated, not much better than random i.e. 5.18% vs.
 5.69% for 16KB 2-way set associative













Write Policies: Analysis	Modeling Cache Performance
Write through	 CPU time equationagain!
> Simple	
 Correctness easily maintained and no ambiguity about which copy of a block is current 	 CPU execution time =
Drawback is bandwidth required; memory access time	(CPU clk cycles + Memory stall cy
 Must also decide on decision to fetch and allocate space for block to be written 	clk cycle time.
Write allocate: fetch such a block and put in cache	
Write-no-allocate: avoid fetch, and install blocks only on read misses	 Memory stall cycles =
 Good for cases of streaming writes which overwrite data 	number of misses * miss penalty IC*(memory accesses/instruction) rate* miss penalty
S 135	CS 135

s + Memory stall cycles) *

cycles = sses * miss penalty = accesses/instruction)*miss nalty





S	Memory stall cycles
•	Memory stall cycles: number of cycles that processor is stalled waiting for memory access
•	Performance in terms of mem stall cycles > CPU = (CPU cycles + Mem stall cycles)*Clk cycle time > Mem stall cycles = number of misses * miss penalty = IC *(Misses/Inst) * Miss Penalty
	 IC * (Mem accesses/Inst) * Miss Rate * penalty Note: Read and Write misses combined into one miss rate
CS	135

















6	<u>Next: How to Improve Cache</u> <u>Performance?</u>
	AMAT = HitTime + MissRate × MissPenalty
1.	Reduce the miss rate,
2.	Reduce the miss penalty, or

3. Reduce the time to hit in the cache.

CS 135

S

Appendix C: Basic Cache Concepts Chapter 5: Cache Optimizations

Project 2: Study performance of benchmarks (project 1 benchmarks) using different cache organizations

CS 135































Improving Cache Performance

- 1. <u>Reduce the miss rate</u>,
- 2. Reduce the miss penalty_or
- 3. Reduce the time to hit in the cache.

CS 135

3













)	<u>La</u>	rger c a	ache b	olock s	ize (ex	ample	<u>e)</u>
•	Assume th you: > Incur a 4 > Get 16 b	at to ac 0 clock cyc ytes of data 6 bytes	cle overhea a every 2 c in 42 cl	ver-level ad clock cycle lock cycle	of mem s es, 32 in	ory hier n 44, et	archy c
•	Using date memory a	a below, ccess tin	which b ne?	lock size	: has mir	nimum av	Cache sizes
•	Using date memory ad	a below, ccess tin	which b ne?	lock size	has mir	256K *	Cache sizes
•	Using date memory ad	a below, ccess tin	which b ne? <u>4K</u> 8 57%	lock size	64K	256K *	Cache sizes
•	Block Size	1K 15.05% 13.34%	which b ne? 4K 8.57% 7 24%	lock size	64K 2.04%	256K × 1.09%	Cache sizes Miss rates
•	Block Size	1k 15.05% 13.34%	which b he? 4K 8.57% 7.24% 7.00%	16K 3.94% 2.87% 2.64%	64K 2.04% 1.35% 1.06%	256K × 1.09% 0.70% 0.51%	Cache sizes
•	Block Size 16 32 64 128	1K 15.05% 13.34% 13.76% 16.64%	4K 8.57% 7.24% 7.00% 7.78%	16K 3.94% 2.87% 2.64% 2.77%	64K 2.04% 1.35% 1.06% 1.02%	256K × 1.09% 0.70% 0.51% 0.49%	Cache sizes



D		Ľ	<u>arger</u>	<u>cacne</u> (ex. co	<u>ntinue</u>	<u>ed)</u>		
								Cache si
	Block Size	Miss Penalt	1K	4K	16K	64K	256K]
	16	4/2	7.321	4.599	2.655	1.857	1.485	
	32	44	6.870	4.186	2.263	1.594	1.308	
	64	48	7.605	4.360	2.267	1.509	1.245	1
	128	56	10.318	5.357	2.551	1.571	1.274	
	256	72	16.847	7.847	3.369	1.828	1.353	
<mark>Red</mark> Not Not	<mark>entries a</mark> e: All of e: Data t	<mark>re lowes</mark> these b for cach	<mark>t average</mark> lock sizes e sizes in	e time fo s are com s units of	r a partie mon in pi "clock cy	cular con rocessor': ycles"	figuratior s today	•



















6	Victim caches
•	1 st of all, what is a "victim cache"?
	 A victim cache temporarily stores blocks that have been discarded from the main cache (usually not that big) – due to conflict misses
•	2 nd of all, how does it help us?
	 If there's a cache miss, instead of immediately going down to the next level of memory hierarchy we check the victim cache first
	If the entry is there, we swap the victim cache block with the actual cache block
•	Research shows:
	> Victim caches with 1-5 entries help reduce conflict misses
	Eor a /KB direct manned cache victim caches:

- For a 4KB direct mapped cache victim caches:
- CS 135 Removed 20% 95% of conflict misses!





















Compiler-controlled prefetching It's also possible for the compiler to tell the hardware that it should prefetch instructions or data It (the compiler) could have values loaded into registers - called register prefetching Or, the compiler could just have data loaded into the cache - called cache prefetching getting things from lower levels of memory can cause faults - if the data is not there... Ideally, we want prefetching to be "invisible" to the program; so often, nonbinding/nonfaulting prefetching used With nonfaulting scheme, faulting instructions turned into no-

> With "faulting" scheme, data would be fetched (as "normal")

CS 135

9

Reducing Misses by Compiler Optimizations

- McFarling [1989] reduced caches misses by 75% on 8KB direct mapped cache, 4 byte blocks in software
- Instructions
 - Reorder procedures in memory so as to reduce conflict misses
 - > Profiling to look at conflicts(using tools they developed)
- Data

R

- Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
- Loop Interchange: change nesting of loops to access data in order stored in memory
- Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
- > Blocking: Improve temporal locality by accessing "blocks" of data cs repeatedly vs. going down whole columns or rows















→











- This problem centers around virtual addresses. Should we send the virtual address to the cache?
 - > In other words we have Virtual caches vs. Physical caches
 - Why is this a problem anyhow?
 - Well, recall from OS that a processor usually deals with processes
 - What if process 1 uses a virtual address xyz and process 2 uses the same virtual address?
 - The data in the cache would be totally different! called aliasing
 - aliasing
- Every time a process is switched logically, we'd have to flush the cache or we'd get false hits.
 - Cost = time to flush + compulsory misses from empty cache
- I/O must interact with caches so we need

cs 13 virtual addressess











6	<u>Cache Summary</u>
•	Cache performance crucial to overall performance
•	 Optimize performance Miss rates Miss penalty Hit time
•	Software optimizations can lead to improved performance
•	Next Code Optimization in Compilers
CS	135