



Summary: Digital Logic Circuits

- Combinational logic
 - Basic gates, complex devices (Multiplexer, decoder, memory...)
 - > Output is function of input
- Sequential logic
 - Clock
 - > Flip-flops (latches): store "state" current
 - > Output is function of input and stored values
 - Finite state diagram describes how machine functions
 - > Finite state diagram to circuit design

CS 135



From Logic to Processor Data Path


- •The data path of a computer is all the logic used to process information.
 - > Eg. data path of the LC-3.


•Combinational Logic


- > Decoders -- convert instructions into control signals
- > Multiplexers -- select inputs and outputs
- > ALU (Arithmetic and Logic Unit) -- operations on data


Sequential Logic


- State machine -- coordinate control signals and data movement
- > Registers and latches -- storage elements













Putting it all together

• The goal:

- >Turn a theoretical device Turing's Universal Computational Machine - into an actual computer ...
- >... interacting with data and instructions from the outside world, and producing output data.

Smart building blocks:

- We have at our disposal a powerful collection of combinational and sequential logic devices.
- Now we need a master plan ...

CS 135



The Stored Program Computer

•1943: ENIAC

- Presper Eckert and John Mauchly -- first general electronic computer. (or was it John V. Atanasoff in 1939?)
- > Hard-wired program -- settings of dials and switches.

•1944: Beginnings of EDVAC

> among other improvements, includes program stored in memory

•1945: John von Neumann


- wrote a report on the stored program concept, known as the First Draft of a Report on EDVAC
- •The basic structure proposed in the draft became known as the "von Neumann machine" (or model).
 - > a <u>memory</u>, containing instructions and data
 - » a processing unit, for performing arithmetic and logical operations
 - > a control unit, for interpreting instructions


For more history, see http://www.maxmon.com/history.htm





Von Neumann Model


- The central idea in the von Neumann model of computer processing is that
 - the program and data are both stored as sequences of bits in the computer's memory, and
 - the program is executed, one instruction at a time, under the direction of the control unit.

















usually called a device driver.









What is an Instruction

- •The instruction is the fundamental unit of work.
- Specifies two things:
 - > opcode: operation to be performed
 - > operands: data/locations to be used for operation
- •An instruction is encoded as a sequence of bits. (Just like data!)
 - > Often, but not always, instructions have a fixed length (16,32,..),
 - ➤ Control unit interprets instruction:
 - > generates sequence of control signals to carry out operation.
 - > Operation is either executed completely, or not at all.
- •A computer's instructions and their formats is known as its Instruction Set Architecture (ISA).




ISA


- The ISA specifies all the information about the computer that the software needs to be aware of.
- Who uses an ISA?
- · What is specified?
- How big an ISA
 - Reduced Instruction set (RISC)
 - Complex Instruction set (CISC)





Instruction Set Architecture


- •ISA = All of the *programmer-visible* components and operations of the computer
 - > memory organization
 - address space -- how may locations can be addressed?
 addressibility -- how many bits per location?
 - > register set
 - how many? what size? how are they used?
 - > instruction set
 - opcodes
 - data types
 - addressing modes
- •ISA provides all information needed for someone that wants to write a program in machine language (or translate from a high-level language to machine language).













What is an Instruction

- •The instruction is the fundamental unit of work.
- Specifies two things:
 - > opcode: operation to be performed
 - > operands: data/locations to be used for operation
- •An instruction is encoded as a sequence of bits. (Just like data!)
 - > Often, but not always, instructions have a fixed length (16,32,..),
 - > Control unit interprets instruction:
 - > generates sequence of control signals to carry out operation.
 - > Operation is either executed completely, or not at all.
- •A computer's instructions and their formats is known as its *Instruction Set Architecture (ISA)*.

CS 135



ISA

- The ISA specifies all the information about the computer that the software needs to be aware of.
- Who uses an ISA?
- · What is specified?
- How big an ISA
 - > Reduced Instruction set (RISC)
 - > Complex Instruction set (CISC)

CS 135




Instruction Set Architecture


- •ISA = All of the *programmer-visible* components and operations of the computer
 - > memory organization
 - > address space -- how may locations can be addressed?
 - » addressibility -- how many bits per location?
 - register set
 - > how many? what size? how are they used?
 - > instruction set
 - opcodesdata types
 - addressing modes
- •ISA provides all information needed for someone that wants to write a program in machine language (or translate from a high-level language to machine language).



ISA: Types of Instruction

- 1. Operate Instructions
- >process data (addition, logical operations, etc.)
- 2. Data Movement Instructions ...
 - >move data between memory locations and registers.
- 3. Control Instructions ...
 - >change the sequence of execution of instructions in the stored program.
 - The default is sequential execution: the PC is incremented by 1 at the start of every Fetch, in preparation for the next one.
 - Control instructions set the PC to a new value during the Execute phase, so the next instruction comes from a different place in the program.
 - > This allows us to build control structures such as loops and branches.







How do instructions get executed? Instruction Cycle - overview


- The Control Unit orchestrates the complete execution of each instruction:
 - >At its heart is a Finite State Machine that sets up the state of the logic circuits according to each instruction.
 - >This process is governed by the system clock the FSM goes through one transition ("machine cycle") for each tick of the clock.
 - >1 Ghz (109) clock frequency = 1 nanosecond clock cycle


CS 135





Instruction Cycle - overview


- Six phases of the complete Instruction Cycle
- Fetch: load IR with instruction from memory
- > Decode: determine action to take (set up inputs for ALU, RAM, etc.)
- > Evaluate address: compute memory address of operands, if any
- > Fetch operands: read operands from memory or registers
- > Execute: carry out instruction
- > Store results: write result to destination (register or memory)






















Flow Control

- Normally we execute instructions one after another
- When might we not want to do this?

CS 135


CS 135



Changing the Sequence of Instructions

- •In the FETCH phase, we increment the Program Counter by 1.
- •What if we don't want to always execute the instruction that follows this one?
 - > examples: loop, if-then, function call
- Need special instructions that change the contents of the PC.
- •These are called control instructions.
 - > jumps are unconditional -- always change the PC
 - branches are conditional -- change the PC only if some condition is true (e.g., the result of an ADD is zero)

CS 135





Instruction Processing Summary


- •Instructions look just like data -- it's all interpretation.
- •Three basic kinds of instructions:
 - > Compute/operate instructions (ADD, AND, ...)
 - ${\scriptstyle \succ} \ data \ movement \ instructions \ (LD, \ ST, \ \ldots)$
 - > control instructions (JMP, BRnz, ...)
- •Six basic phases of instruction processing:
- $F \rightarrow D \rightarrow EA \rightarrow OP \rightarrow EX \rightarrow S$
 - > not all phases are needed by every instruction
- > phases may take variable number of machine cs135 cycles



Control Unit State Diagram

- •The control unit is a state machine
 - Transition from state to state based on the steps in the instruction cycle, the opcode, and outcome (for branches)
 - > simplified state diagram for the LC-3
 - > Appendix C has complete state diagram

CS 135





Next..

- The Instruction set architecture (ISA) of the I C3
 - How is each instruction implemented by the control and data paths in the LC3
 - > Programming in machine code
 - How are programs executed
 Memory layout, programs in machine code
- Assembly programming
 - Assembly and compiler process
 - Assembly programming with simple programs


CS 135



LC 3 Instruction Set

- The Instruction set architecture (ISA) of the LC3
 - How is each instruction implemented by the control and data paths in the LC3
 - Programming in machine code
 - How are programs executed
 Memory layout, programs in machine code
- Assembly programming
 - > Assembly and compiler process
 - Assembly programming with simple programs

6		
	ADD+	0001 DR SR1 0 00 SR2
	ADD+	0001 DR SR1 1 imm5
	AND+	0101 DR SR1 0 00 SR2
	AND+	0101 DR SR1 1 imm5
	BR	0000 n z p PCoffset9
	JMP	1100 000 BaseR 0000000
	JSR	0100 1 PCoffset11
	JSRR	0100 0 00 BaseR 0000000
	LD+	0010 DR PCoffset9
	LDI+	1010 DR PCoffset9
CS 135		+ Indicates instructions that modify condition codes





LC-3 Overview: Memory and Registers

Memory

- > address space: 216 locations (16-bit addresses)
- > addressability: 16 bits

Registers

- > temporary storage, accessed in a single machine cycle
- > accessing memory generally takes longer than a single cycle
- » eight general-purpose registers: R0 R7
 - > each 16 bits wide
 - > how many bits to uniquely identify a register?

> other registers

- > not directly addressable, but used by (and affected by) instructions
- > PC (program counter), condition codes

CS 13



LC-3 Overview: Instruction Set

Opcodes

- > 15 opcodes
- > Operate instructions: ADD, AND, NOT
- > Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- > Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- > some opcodes set/clear condition codes, based on result:
 > N = negative, Z = zero, P = positive (> 0)

•Data Types

> 16-bit 2's complement integer

Addressing Modes

- > How is the location of an operand specified?
- > non-memory addresses: immediate, register
- > memory addresses: PC-relative, indirect, base+offset



Operate Instructions

- •Only three operations: ADD, AND, NOT
- Source and destination operands are registers
 - > These instructions <u>do not</u> reference memory.
 - ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.
- •Will show dataflow diagram with each instruction.
 - illustrates <u>when</u> and <u>where</u> data moves to accomplish the desired operation

CS 135

Data Movement Instructions

- GPR ↔ Memory
- GPR ↔ I/O Devices
- GPR ← Memory ???
- Memory ← GPR ???

CS 135



Addressing Modes

- Where can operands be found?
 - 1
 - 2
 - 3

CS 135



Data Movement Instructions

- •Load -- read data from memory to register
 - > LD: PC-relative mode
 - > LDR: base+offset mode
 - > LDI: indirect mode
- •Store -- write data from register to memory
 - > ST: PC-relative mode
 - > STR: base+offset mode
 - > STI: indirect mode
- Load effective address -- compute address, save in register
 - > LEA: immediate mode
 - > does not access memory



PC-Relative Addressing Mode

- •Want to specify address directly in the instruction
 - > But an address is 16 bits, and so is an instruction!
 - > After subtracting 4 bits for opcode
 - and 3 bits for register, we have <u>9 bits</u> available for address.
- Solution
 - ▶ Use the 9 bits as a signed offset from the current PC.
- •9 bits: -256 ≤ offset ≤ +255
- •Can form any address X, such that: $PC-256 \le X \le PC +255$
- •Remember that PC is incremented as part of the FETCH phase;
- •This is done before the EVALUATE ADDRESS stage.

CS 135



Control Instructions

- •Used to alter the sequence of instructions (by changing the Program Counter)
- Conditional Branch
 - > branch is taken if a specified condition is true
 - > signed offset is added to PC to yield new PC
 - > else, the branch is not taken
 - PC is not changed, points to the next sequential instruction
- Unconditional Branch (or Jump)
 - > always changes the PC

TDAD

- > changes PC to the address of an OS "service routine"
- > routine will return control to the next instruction (after TRAP)

CS 135



Condition Codes

- •LC-3 has three condition code registers:
 - N -- negative
 - Z -- zero
 - P -- positive (greater than zero)
- Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)
- •Exactly one will be set at all times
 - Based on the last instruction that altered a register

CS 13



Branch Instruction

- Branch specifies one or more condition codes.
- •If the set bit is specified, the branch is taken.
 - PC-relative addressing: target address is made by adding signed offset (IR[8:0]) to current PC.
 - Note: PC has already been incremented by FETCH stage.
 - > Note: Target must be within 256 words of BR instruction.
- •If the branch is not taken, the next sequential instruction is executed.