CSCI 211 Computer System Architecture

Lec 8 – Multiprocessor Introduction


Xiuzhen Cheng **Department of Computer Sciences** The George Washington University

Outline

- MP Motivation
- · SISD v. SIMD v. MIMD
- · Centralized vs. Distributed Memory
- · Challenges to Parallel Programming
- · Consistency, Coherency, Write Serialization
- · Write Invalidate Protocol
- Example
- Performance of SMP
- Conclusion

3/13/2008

Csci 211 - Lecture 8



Déjà vu all over again?

 \dots today's processors \dots are nearing an impasse as technologies approach the speed of light."

David Mitchell, The Transputer: The Time Is Now (1989)

- Transputer (concurrent computing microprocessor) had bad timing (Uniprocessor performance 1)
- ⇒ Procrastination rewarded: 2X seq. perf. / 1.5 years
- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing" Paul Otellini, President, Intel (2005)
- All microprocessor companies switch to MP (2X CPUs / 2 yrs) ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs

Manufacturer/Year	AMD/'05	Intel/'06	IBM/'04	Sun/'05
Processors/chip	2	2	2	8
Threads/Processor	1	2	2	4
Threads/chip	2	4	4	32

Other Factors ⇒ Multiprocessors

- · Growth in data-intensive applications - Data bases, file servers, ...
- · Growing interest in servers, server perf.
- · Increasing desktop perf. less important
 - Outside of graphics
- · Improved understanding in how to use multiprocessors effectively
 - Especially server where significant natural TLP
- Advantage of leveraging design investment by replication
 - Rather than unique design

Flynn's Taxonomy

M.J. Flynn, "Very High-Speed Computers", Proc. of the IEEE, V 54, 1900-1909, Dec. 1966.

· Flynn classified by data and control streams in 1966

Data (SISD)	Single Instruction Multiple Data SIMD (single PC: Vector, CM-2)
Data (MISD)	Multiple Instruction Multiple Data MIMD (Clusters, SMP servers)


- SIMD ⇒ Data Level Parallelism
- MIMD ⇒ Thread Level Parallelism
- MIMD popular because
 - Flexible: N pgms and 1 multithreaded pgm
 - Cost-effective: same MPU in desktop & MIMD Csci 211 - Lecture 8

Back to Basics

- "A parallel computer is a collection of processing elements that <u>cooperate</u> and communicate to solve large problems fast."
- Parallel Architecture = Computer Architecture + Communication Architecture
- · 2 classes of multiprocessors WRT memory:
- 1. Centralized Memory Multiprocessor
 - < few dozen processor chips (and < 100 cores) in 2006
 - · Small enough to share single, centralized memory
- 2. Physically Distributed-Memory multiprocessor
 - · Larger number chips and cores.
 - BW demands ⇒ Memory distributed among processors

3/13/2008

Csci 211 - Lecture 8



Centralized Memory Multiprocessor

- Also called <u>symmetric multiprocessors (SMPs)</u> because single main memory has a symmetric relationship to all processors
- Large caches ⇒ single memory can satisfy memory demands of small number of processors
- Can scale to a few dozen processors by using a switch and by using many memory banks
- Although scaling beyond that is technically conceivable, it becomes less attractive as the number of processors sharing centralized memory increases

3/13/2008

Csci 211 - Lecture 8

Distributed Memory Multiprocessor

- Pro: Cost-effective way to scale memory bandwidth
 - · If most accesses are to local memory
- Pro: Reduces latency of local memory accesses
- Con: Communicating data between processors more complex
- Con: Requires more effort in software to take advantage of increased memory BW

3/13/20

Csci 211 - Lecture 8

2 Models for Communication and Memory Architecture

- Communication occurs by explicitly passing messages among the processors: message-passing multiprocessors
- 2. Communication occurs through a shared address space (via loads and stores):

 <u>shared memory multiprocessors</u> either
 - UMA (Uniform Memory Access time) for shared address, centralized memory MP
 - NUMA (Non Uniform Memory Access time multiprocessor) for shared address, distributed memory MP
- In past, confusion whether "sharing" means sharing physical memory (Symmetric MP) or sharing address space

3/13/2008

Csci 211 – Lecture 8

Challenges of Parallel Processing

- First challenge is % of program inherently sequential
- Suppose 80X speedup from 100 processors. What fraction of original program can be sequential?

a.10%

b.5%

c.1%

d.<1%

3/13/2008

sci 211 – Lecture 8

2

CS258 S99

Amdahl's Law Answers

$$Speedup_{overall} = \cfrac{1}{\left(1 - Fraction_{enhanced}\right) + \cfrac{Fraction_{parallel}}{Speedup_{parallel}}}$$

$$80 = \cfrac{1}{\left(1 - Fraction_{parallel}\right) + \cfrac{Fraction_{parallel}}{100}}$$

$$80 \times (\left(1 - Fraction_{parallel}\right) + \cfrac{Fraction_{parallel}}{100}) = 1$$

$$79 = 80 \times Fraction_{parallel} - 0.8 \times Fraction_{parallel}$$

$$Fraction_{parallel} = 79 / 79.2 = 99.75\%$$

$$Cosci 211 - Lecture 8$$

Challenges of Parallel Processing

- Second challenge is long latency to remote memory
- Suppose 32 CPU MP, 2GHz, 200 ns remote memory, all local accesses hit memory hierarchy and base CPI is 0.5. (Remote access = 200/0.5 = 400 clock cycles.)
- What is performance impact if 0.2% instructions involve remote access?
 - a. 1.5X
 - b. 2.0X
 - c. 2.5X

3/13/2008

Csci 211 - Lecture 8

14

CPI Equation

- CPI = Base CPI +
 Remote request rate
 x Remote request cost
- CPI = $0.5 + 0.2\% \times 400 = 0.5 + 0.8 = 1.3$
- No communication is 1.3/0.5 or 2.6 faster than 0.2% instructions involve local access

3/13/2008

Csci 211 - Lecture 8

Challenges of Parallel Processing

- Application parallelism ⇒ primarily via new algorithms that have better parallel performance
- 2. Long remote latency impact ⇒ both by architect and by the programmer
- For example, reduce frequency of remote accesses either by
 - Caching shared data (HW)
 - Restructuring the data layout to make more accesses local (SW)
- Today's lecture on HW to help latency via caches

3/13/200

Csci 211 - Lecture 8


Symmetric Shared-Memory Architectures

- From multiple boards on a shared bus to multiple processors inside a single chip
- Caches both
 - Private data are used by a single processor
 - Shared data are used by multiple processors
- Caching shared data
 ⇒ reduces latency to shared data,
 memory bandwidth for shared data,
 and interconnect bandwidth
 ⇒ cache coherence problem

Csci 211 - Lecture 8

Example Cache Coherence Problem Processors see different values for u after event 3 Write back cache Write through cache

Intuitive Memory Model



- Reading an address should return the last value written to that address
 - Easy in uniprocessors, except for I/O
- Too vague and simplistic; 2 issues
- 1. Coherence defines values returned by a read
- 2. Consistency determines when a written value will be returned by a read

3/13/2008

Csci 211 - Lecture 8

19

Defining Coherent Memory System

- Preserve Program Order: A read by processor P to location X that follows a write by P to X, with no writes of X by another processor occurring between the write and the read by P, always returns the value written by P
- Coherent view of memory: Read by a processor to location X that follows a write by another processor to X returns the written value if the read and write are sufficiently separated in time and no other writes to X occur between the two accesses
- 3. Write serialization: 2 writes to same location by any 2 processors are seen in the same order by all processors
 - If not, a processor could keep value 1 since saw as last write
 - For example, if the values 1 and then 2 are written to a location, processors can never read the value of the location as 2 and then later read it as 1

3/13/2008

Csci 211 - Lecture 8

Write Consistency

- For now assume
- A write does not complete (and allow the next write to occur) until all processors have seen the effect of that write
- 2. The processor does not change the order of any write with respect to any other memory access
- ⇒ if a processor writes location A followed by location B, any processor that sees the new value of B must also see the new value of A
- These restrictions allow the processor to reorder reads between two writes, but forces the processor to finish writes in program order

3/13/2008

Csci 211 - Lecture 8

21

Basic Schemes for Enforcing Coherence

- Program on multiple processors will normally have copies of the same data in several caches
 - Unlike I/O, where its rare
- Rather than trying to avoid sharing in SW, SMPs use a HW protocol to maintain coherent caches
 - Migration and Replication key to performance of shared data
- <u>Migration</u> data can be moved to a local cache and used there in a transparent fashion
 - Reduces both latency to access shared data that is allocated remotely and bandwidth demand on the shared memory
- Replication for shared data being simultaneously read, since caches make a copy of data in local cache
 - Reduces both latency of access and contention for read shared data

3/2008

Csci 211 – Lecture 8


2 Classes of Cache Coherence Protocols

- <u>Directory based</u> Sharing status of a block of physical memory is kept in just one location, the directory
- Snooping Every cache with a copy of data also has a copy of sharing status of block, but no centralized state is kept
 - All caches are accessible via some broadcast medium (a bus or switch)
 - All cache controllers monitor or snoop on the medium to determine whether or not they have a copy of a block that is requested on a bus or switch access

3/13/2008

Csci 211 - Lecture 8

Snoopy Cache-Coherence Protocols




- Cache Controller "snoops" all transactions on the shared medium (bus or switch)
 - relevant transaction if for a block it contains
 - take action to ensure coherence
 - » invalidate, update, or supply value
 - depends on state of the block and the protocol
- Either get exclusive access before write via write invalidate or update all copies on write

3/13/2008

Csci 211 – Lecture 8

Example: Write-thru Invalidate



- · Must invalidate before step 3
- · Write update uses more broadcast medium BW ⇒ all recent MPUs use write invalidate

Csci 211 - Lecture 8

Architectural Building Blocks

- · Cache block state transition diagram
 - FSM specifying how disposition of block changes » invalid, valid, dirty
- · Broadcast Medium Transactions (e.g., bus)
 - Fundamental system design abstraction
 - Logically single set of wires connect several devices
 - Protocol: arbitration, command/addr, data
 ⇒ Every device observes every transaction
- Broadcast medium enforces serialization of read or write accesses ⇒ Write serialization
 - 1st processor to get medium invalidates others copies
 - Implies cannot complete write until it obtains bus
 - All coherence schemes require serializing accesses to same cache block
- · Also need to find up-to-date copy of cache block

3/13/2008

Csci 211 - Lecture 8

Locate up-to-date copy of data

- Write-through: get up-to-date copy from memory
 - Write through simpler if enough memory BW
- Write-back harder
 - Most recent copy can be in a cache
- Can use same snooping mechanism
 - 1. Snoop every address placed on the bus
 - 2. If a processor has dirty copy of requested cache block, it provides it in response to a read request and aborts the memory access
 - Complexity from retrieving cache block from a processor cache, which can take longer than retrieving it from memory
- Write-back needs lower memory bandwidth
 - ⇒ Support larger numbers of faster processors
 - ⇒ Most multiprocessors use write-back

Cache Resources for WB Snooping

- · Normal cache tags can be used for snooping
- · Valid bit per block makes invalidation easy
- · Read misses easy since rely on snooping
- Writes ⇒ Need to know whether any other copies of the block are cached
 - No other copies ⇒ No need to place write on bus for WB
 - Other copies ⇒ Need to place invalidate on bus

Csci 211 - Lecture 8

Cache Resources for WB Snooping

- To track whether a cache block is shared, add extra state bit associated with each cache block, like valid bit and dirty bit
 - Write to Shared block ⇒ Need to place invalidate on bus and mark cache block as private (if an option)
 - No further invalidations will be sent for that block
 - This processor called owner of cache block
 - Owner then changes state from shared to unshared (or exclusive)

Cache behavior in response to bus

- · Every bus transaction must check the cacheaddress tags
 - could potentially interfere with processor cache accesses
- · A way to reduce interference is to duplicate tags
 - One set for caches access, one set for bus accesses
- · Another way to reduce interference is to use L2 tags
 - Since L2 less heavily used than L1
 - ⇒ Every entry in L1 cache must be present in the L2 cache, called
 - If Snoop gets a hit in L2 cache, then it must arbitrate for the L1 cache to update the state and possibly retrieve the data, which usually requires a stall of the processor

5

CS258 S99

Example Protocol

- Snooping coherence protocol is usually implemented by incorporating a finite-state controller in each node
- Logically, think of a separate controller associated with each cache block
 - That is, snooping operations or cache requests for different blocks can proceed independently
- In implementations, a single controller allows multiple operations to distinct blocks to proceed in interleaved fashion
 - that is, one operation may be initiated before another is completed, even through only one cache access or one bus access is allowed at time

3/13/2008

Csci 211 - Lecture 8


Invalidation protocol, write-back cache Snoops every address on bus If it has a dirty copy of requested block, provides that block in response to the read request and aborts the memory access Each memory block is in one state: Clean in all caches and up-to-date in memory (Shared) OR Dirty in exactly one cache (Exclusive) OR Not in any caches Each cache block is in one state (track these): Shared: block can be read OR Exclusive: cache has only copy, its writeable, and dirty


Example Write Back Snoopy Protocol


- OR <u>Invalid</u>: block contains no data (in uniprocessor cache too)
- Read misses: cause all caches to snoop bus
- Writes to clean blocks are treated as misses


3/13/2008


Csci 211 – Lecture 8























Example												
LAMIN	10											
step	State	Addr	Value	State	Addr	Valu	Action	Proc	Addr	Value	Ada	Val
P1 Write 10 to A1	Excl.	<u>A1</u>	10				WrMs	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				WrBk	P1	A1	10	A1	10
				Shar.	A1	10	RdDa	P2	A1	10	A1	10
P2: Write 20 to A1	Inv.			Excl.	A1	20	WrMs	P2	A1		A1	10
P2: Write 40 to A2				Excl.	<u>A2</u>	<u>40</u>						
	As	sume	s A1 a	and A2	map	to sa	me cac	he blo	ock,			
	bu	t A1!	= A2									
3/13/2008 Csci 211 – Lecture 8 43							43					

And in Conclusion ...

- "End" of uniprocessors speedup => Multiprocessors
- · Parallelism challenges: % parallalizable, long latency to remote memory
- · Centralized vs. distributed memory
- Small MP vs. lower latency, larger BW for Larger MP · Message Passing vs. Shared Address
- Uniform access time vs. Non-uniform access time
- Snooping cache over shared medium for smaller MP by invalidating other cached copies on write
- Sharing cached data ⇒ Coherence (values returned by a read), Consistency (when a written value will be returned by a read)
- · Shared medium serializes writes ⇒ Write consistency

Csci 211 - Lecture 8

Implementation Complications

- Write Races:
 - Cannot update cache until bus is obtained
 - » Otherwise, another processor may get bus first, and then write the same cache block!
 - Two step process:
 - » Arbitrate for bus
 - » Place miss on bus and complete operation
 - If miss occurs to block while waiting for bus, handle miss (invalidate may be needed) and then restart.
 - Split transaction bus:

 - » Bus transaction is not atomic: can have multiple outstanding transactions for a block
 - » Multiple misses can interleave, allowing two caches to grab block in the Exclusive state
 - » Must track and prevent multiple misses for one block
- Must support interventions and invalidations

Csci 211 - Lecture 8

Implementing Snooping Caches

- Multiple processors must be on bus, access to both addresses and data
- Add a few new commands to perform coherency, in addition to read and write
- Processors continuously snoop on address bus
 - If address matches tag, either invalidate or update
- Since every bus transaction checks cache tags, could interfere with CPU just to check:
 - solution 1: duplicate set of tags for L1 caches just to allow checks in parallel with CPU
 - solution 2: L2 cache already duplicate, provided L2 obeys inclusion with L1 cache
 - » block size, associativity of L2 affects L1

3/13/2008 Csci 211 - Lecture 8

Limitations in Symmetric Shared-Memory Multiprocessors and Snooping Protocols

- Single memory accommodate all CPUs ⇒ Multiple memory banks
- · Bus-based multiprocessor, bus must support both coherence traffic & normal memory traffic
- ⇒ Multiple buses or interconnection networks (cross bar or small point-to-point)
- Opteron
 - Memory connected directly to each dual-core chip
 - Point-to-point connections for up to 4 chips
 - Remote memory and local memory latency are similar, allowing OS Opteron as UMA computer

Csci 211 – Lecture 8

Performance of Symmetric Shared-Memory Multiprocessors

- · Cache performance is combination of
- 1. Uniprocessor cache miss traffic
- 2. Traffic caused by communication
 - Results in invalidations and subsequent cache misses
- 4th C: coherence miss
 - Joins Compulsory, Capacity, Conflict

8

NOW Handout Page 8

CS258 S99

Coherency Misses

- True sharing misses arise from the communication of data through the cache coherence mechanism
 - Invalidates due to 1st write to shared block
 - · Reads by another CPU of modified block in different cache
 - . Miss would still occur if block size were 1 word
- 2. False sharing misses when a block is invalidated because some word in the block, other than the one being read, is written into
 - Invalidation does not cause a new value to be communicated, but only causes an extra cache miss
 - Block is shared, but no word in block is actually shared ⇒ miss would not occur if block size were 1 word

3/13/2008


Csci 211 - Lecture 8


Example: True v. False Sharing v. Hit?

Assume x1 and x2 in same cache block.
 P1 and P2 both read x1 and x2 before.

Time	P1	P2	True, False, Hit? Why?
1	Write x1		True miss; invalidate x1 in P2
2		Read x2	False miss; x1 irrelevant to P2
3	Write x1		False miss; x1 irrelevant to P2
4		Write x2	False miss; x1 irrelevant to P2
5	Read x2		True miss; invalidate x2 in P1

13/2008 Csci 211 – Lecture 8





A Cache Coherent System Must:

- Provide set of states, state transition diagram, and actions
- Manage coherence protocol
 - (0) Determine when to invoke coherence protocol
 - (a) Find info about state of block in other caches to determine action
 - » whether need to communicate with other cached copies
 - (b) Locate the other copies
 - (c) Communicate with those copies (invalidate/update)
- (0) is done the same way on all systems
 - state of the line is maintained in the cache
 - protocol is invoked if an "access fault" occurs on the line
- Different approaches distinguished by (a) to (c)

3/13/2008

Csci 211 - Lecture 8

Bus-based Coherence

- All of (a), (b), (c) done through broadcast on bus
 - faulting processor sends out a "search"
 - others respond to the search probe and take necessary action
- Could do it in scalable network too
 - broadcast to all processors, and let them respond
- Conceptually simple, but broadcast doesn't scale with p
 - on bus, bus bandwidth doesn't scale
 - on scalable network, every miss leads to at least p network
- · Scalable coherence:
 - can have same cache states and state transition diagram
 - different mechanisms to manage protocol

3/13/2008

Csci 211 – Lecture 8

9