




| | Model | Power 5 |
|----------------------------------|----------|------------------------------------|
| Instructions Issued per clock | Infinite | 4 |
| Instruction Window Size | Infinite | 200 |
| Renaming Registers | Infinite | 88 integer + 88 Fl. Pt. |
| Branch Prediction | Perfect | 2% to 6% misprediction |
| | | (Tournament Branch Predictor) |
| Cache | Perfect | 64KI, 32KD, 1.92MB L2, 36 MB L3 |
| Memory Alias Analysis | Perfect | ?? |




| Limit | Limits to ILP HW Model comp | | | |
|-------------------------------------|-------------------------------|----------|------------------------------------|--|
| | New Model | Model | Power 5 | |
| Instructions Issued per clock | Infinite | Infinite | 4 | |
| Instruction Window Size | Infinite, 2K, 512, 128, 32 | Infinite | 200 | |
| Renaming Registers | Infinite | Infinite | 88 integer + 88 Fl. Pt. | |
| Branch Prediction | Perfect | Perfect | 2% to 6% misprediction | |
| | | | (Tournament Branch Predictor) | |
| Cache | Perfect | Perfect | 64KI, 32KD, 1.92MB L2, 36 MB L3 | |
| Memory Alias | Perfect | Perfect | ?? | |




| Limits to ILP HW Model comparison | | | | |
|-------------------------------------|---|-----------------------------|---|--|
| | New Model | Model | Power 5 | |
| Instructions Issued per clock | 64 10 times as larg | Infinite ger as the best | 4 implementation in 2005 | |
| Instruction Window Size | 2048 | Infinite | 200 | |
| Renaming Registers | Infinite | Infinite | 88 integer + 88 Fl. Pt. | |
| Branch Prediction | Perfect vs. 8K Tournament vs. 512 2-bit vs. profile vs. none | Perfect | 2% to 6% misprediction (Tournament Branch Predictor) | |
| Cache | Perfect | Perfect | 64KI, 32KD, 1.92MB L2, 36 MB L3 | |
| Memory Alias | Perfect | Perfect | ?? | |







| | New Model | Model | Power 5 | |
|-------------------------------------|---------------------------------------|----------|------------------------------------|--|
| Instructions Issued per clock | 64 | Infinite | 4 | |
| Instruction Window Size | 2048 | Infinite | 200 | |
| Renaming Registers | Infinite v. 256, 128, 64, 32, none | Infinite | 88 integer + 88 Fl. Pt. | |
| Branch Prediction | 8K two level tournament | Perfect | Tournament Branch Predictor | |
| Cache | Perfect | Perfect | 64KI, 32KD, 1.92MB L2, 36 MB L3 | |
| Memory Alias | Perfect | Perfect | Perfect | |





| | New Model | Model | Power 5 | |
|-------------------------------------|---|----------|------------------------------------|--|
| Instructions Issued per clock | 64 | Infinite | 4 | |
| Instruction Window Size | 2048 | Infinite | 200 | |
| Renaming Registers | 256 Int + 256 FP | Infinite | 88 integer + 88 Fl. Pt. | |
| Branch Prediction | 8K two level tournament | Perfect | Tournament | |
| Cache | Perfect | Perfect | 64KI, 32KD, 1.92MB L2, 36 MB L3 | |
| Memory Alias | Perfect v. Stack v. Inspect v. none | Perfect | Perfect | |


(TR)


















Csci 211 – Lecture 6


3/31/2010





(U)



25







| Processor | Micro architecture | Fetch / Issue / Execute | FU | Clock Rate (GHz) | Transis -tors Die size | Power |
|----------------------------------|---|-------------------------------|----------------|------------------------|---|---------------|
| Intel Pentium 4 Extreme | Speculative dynamically scheduled; deeply pipelined; SMT | 3/3/4 | 7 int. 1 FP | 3.8 | 125 M 122 mm ² | 115 W |
| AMD Athion 64 FX-57 | Speculative dynamically scheduled | 3/3/4 | 6 int. 3 FP | 2.8 | 114 M 115 mm ² | 104 W |
| IBM Power5 (1 CPU only) | Speculative dynamically scheduled; SMT; 2 CPU cores/chip | 8/4/8 | 6 int. 2 FP | 1.9 | 200 M 300 mm ² (est.) | 80W (est.) |
| Intel Itanium 2 | Statically scheduled VLIW-style | 6/5/11 | 9 int. 2 FP | 1.6 | 592 M 423 mm ² | 130 W |

