CS 135: Computer Architecture I

Instructor: Prof. Bhagi Narahari
Dept. of Computer Science
Course URL: www.seas.gwu.edu/~bhagiweb/cs135/

CS 135

LC 3 Instruction Set

- The Instruction set architecture (ISA) of the LC3
  - How is each instruction implemented by the control and data paths in the LC3
  - Programming in machine code
  - How are programs executed
  - Memory layout, programs in machine code

- Assembly programming
  - Assembly and compiler process
  - Assembly programming with simple programs

```plaintext
+ Indicates instructions that modify condition codes
```

```plaintext
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Opcode</th>
<th>DR</th>
<th>SR1</th>
<th>SR2</th>
<th>Code</th>
<th>Off</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD+</td>
<td>0001</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>ADD+</td>
<td>0001</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>00</td>
</tr>
<tr>
<td>AND+</td>
<td>0101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>AND+</td>
<td>0101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>00</td>
</tr>
<tr>
<td>BR</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP</td>
<td>1100</td>
<td>000</td>
<td>BaseR</td>
<td>3000000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JSR</td>
<td>0100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JSRR</td>
<td>0100</td>
<td>000</td>
<td>BaseR</td>
<td>3000000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD+</td>
<td>0010</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDI+</td>
<td>1010</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDR+</td>
<td>0110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LEA+</td>
<td>1110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOT+</td>
<td>1001</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RET</td>
<td>1100</td>
<td>000</td>
<td>'11'</td>
<td>3000000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTI</td>
<td>1000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST</td>
<td>0011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STI</td>
<td>1111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STR</td>
<td>0111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRAP</td>
<td>1111</td>
<td>000</td>
<td>BaseR</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reserved</td>
<td>1111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

+ Indicates instructions that modify condition codes
**LC-3 Overview: Memory and Registers**

- **Memory**
  - address space: $2^{16}$ locations (16-bit addresses)
  - addressability: 16 bits

- **Registers**
  - temporary storage, accessed in a single machine cycle
  - accessing memory generally takes longer than a single cycle
  - eight general-purpose registers: R0 - R7
    - each 16 bits wide
    - how many bits to uniquely identify a register?
  - other registers
    - not directly addressable, but used by (and affected by) instructions
      - PC (program counter), condition codes

**LC-3 Overview: Instruction Set**

- **Opcodes**
  - 15 opcodes
  - Operate instructions: ADD, AND, NOT
  - Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STR
  - Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
  - some opcodes set/clear condition codes, based on result:
    - N = negative, Z = zero, P = positive (> 0)

- **Data Types**
  - 16-bit 2's complement integer

- **Addressing Modes**
  - How is the location of an operand specified?
  - non-memory addresses: immediate, register
  - memory addresses: PC-relative, indirect, base+offset

**Operate Instructions**

- Only three operations: ADD, AND, NOT
- Source and destination operands are registers
  - These instructions do not reference memory.
  - ADD and AND can use “immediate” mode, where one operand is hard-wired into the instruction.
- Will show dataflow diagram with each instruction.
  - illustrates when and where data moves to accomplish the desired operation

**Data Movement Instructions**

- GPR ↔ Memory
- GPR ↔ I/O Devices
- GPR ↔ Memory ???
- Memory ↔ GPR ???
### Addressing Modes
- Where can operands be found?
  1. 
  2. 
  3. 

### Data Movement Instructions
- Load -- read data from memory to register
  - LD: PC-relative mode
  - LDR: base+offset mode
  - LDI: indirect mode
- Store -- write data from register to memory
  - ST: PC-relative mode
  - STR: base+offset mode
  - STI: indirect mode
- Load effective address -- compute address, save in register
  - LEA: immediate mode
  - does not access memory

### PC-Relative Addressing Mode
- Want to specify address directly in the instruction
  - But an address is 16 bits, and so is an instruction!
  - After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address.
- Solution:
  - Use the 9 bits as a signed offset from the current PC.
- 9 bits: $-256 \leq \text{offset} \leq 255$
- Can form any address $X$, such that: $PC - 256 \leq X \leq PC + 255$
- Remember that PC is incremented as part of the FETCH phase;
- This is done before the EVALUATE ADDRESS stage.

### Control Instructions
- Used to alter the sequence of instructions (by changing the Program Counter)
- Conditional Branch
  - branch is taken if a specified condition is true
    - signed offset is added to PC to yield new PC
  - else, the branch is not taken
    - PC is not changed, points to the next sequential instruction
- Unconditional Branch (or Jump)
  - always changes the PC
- TRAP
  - changes PC to the address of an OS "service routine"
  - routine will return control to the next instruction (after TRAP)
**Condition Codes**

- LC-3 has three condition code registers:
  - N -- negative
  - Z -- zero
  - P -- positive (greater than zero)

- Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

- Exactly one will be set at all times
  - Based on the last instruction that altered a register

**Branch Instruction**

- Branch specifies one or more condition codes.
- If the set bit is specified, the branch is taken.
  - PC-relative addressing: target address is made by adding signed offset (IR[8:0]) to current PC.
  - Note: PC has already been incremented by FETCH stage.
  - Note: Target must be within 256 words of BR instruction.

- If the branch is not taken, the next sequential instruction is executed.

**Operate Instructions**

- Only three operations: ADD, AND, NOT
- Source and destination operands are registers
  - These instructions do not reference memory.
  - ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.

- Will show dataflow diagram with each instruction.
  - illustrates when and where data moves to accomplish the desired operation
**NOT (Register)**

Must be all 1's in bits [0:5]

| NOT | 1 0 0 1 Dst | 1 1 1 1 1 |

If Dst=010, Src=101

R2 = NOT(R3)

Note: Src and Dst could be the same register.

**Operate Instructions**

- **ADD, AND**

  
  **ADD**

  ADD+ 0001 CR src1 0 0 0 src2

  ADD+ 0001 CR src1 0 0 0 src2

  AND+ 0100 CR src1 0 0 0 src2

  AND+ 0100 CR src1 0 0 0 src2

- **Addressing Mode?**

**ADD/AND (Register)**

This zero means "register mode"

| ADD | 0 0 0 1 Dst | 0 0 0 Src1 | 0 0 0 Src2 |

| AND | 0 1 0 1 Dst | 1 0 0 Src1 | 0 0 0 Src2 |

If Dst=010, Src1=001, Src2=011

ADD: Dst= Src1 + Src2

R2 = R1 + R3

AND: Dst= Src1 AND Src2

R2 = R1 AND R3

**ADD/AND (Immediate)**

This one means "immediate mode"

| ADD | 0 0 0 1 Dst | 1 | Imm5 |

| AND | 0 1 0 1 Dst | 1 | Imm5 |

Note: Immediate field is sign-extended.

If Dst=010, Src1=001, Imm5=00011

ADD R2,R1,#3

R2 = R1 + 3
Using Operate Instructions

- With only ADD, AND, NOT...
  - How do we subtract?
  - How do we OR?
  - How do we copy from one register to another?
  - How do we initialize a register to zero?

Data Movement Instructions

- GPR ↔ Memory
- GPR ↔ I/O Devices
- GPR ↔ Memory ???
- Memory ← GPR ???

Data Movement Instructions

- LD+ 0010
- LDI+ 1010
- LDR+ 0110
- LEA+ 1110
- ST 0011
- STI 1011
- STR 0111

Addressing Modes

- Where can operands be found?
  1
  2
  3
Basic Format

0000 \text{ or } 0001, \text{ Address generation bits.}

These encode information on how to form a 16-bit address.

Data Movement Instructions

- **Load** -- read data from memory to register
  - LD: PC-relative mode
  - LDR: base+offset mode
  - LDI: indirect mode
- **Store** -- write data from register to memory
  - ST: PC-relative mode
  - STR: base+offset mode
  - STI: indirect mode
- **Load effective address** -- compute address, save in register
  - LEA: immediate mode
  - does not access memory

PC-Relative Addressing Mode

- Want to specify address directly in the instruction
  - But an address is 16 bits, and so is an instruction!
  - After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address.
- **Solution:**
  - Use the 9 bits as a signed offset from the current PC.
- 9 bits: \(-256 \leq \text{offset} \leq 255\)
- Can form any address X, such that: \(PC - 256 \leq X \leq PC + 255\)

- Remember that PC is incremented as part of the FETCH phase;
- This is done before the EVALUATE ADDRESS stage.
With PC-relative mode, can only address data within 256 words of the instruction.
  > What about the rest of memory?
  **Solution #1:**
  > Read address from memory location, then load/store to that address.
  > First address is generated from PC and IR (just like PC-relative addressing), then content of that address is used as target for load/store.
Base + Offset Addressing Mode

• With PC-relative mode, can only address data within 256 words of the instruction.
  • What about the rest of memory?
  • Solution #2:
    • Use a register to generate a full 16-bit address.
    • 4 bits for opcode, 3 for src/dest register, 3 bits for base register -- remaining 6 bits are used as a signed offset.
    • Offset is sign-extended before adding to base register.

Load Effective Address

• Computes address like PC-relative (PC plus signed offset) and stores the result into a register.

• Note: The address is stored in the register, not the contents of the memory location.
Control Instructions

- Used to alter the sequence of instructions (by changing the Program Counter)

  - **Conditional Branch**
    - branch is taken if a specified condition is true
    - signed offset is added to PC to yield new PC
    - else, the branch is not taken
    - PC is not changed, points to the next sequential instruction

  - **Unconditional Branch (or Jump)**
    - always changes the PC

  - **TRAP**
    - changes PC to the address of an OS “service routine”
    - routine will return control to the next instruction (after TRAP)
**Condition Codes**

- LC-3 has three condition code registers:
  - N -- negative
  - Z -- zero
  - P -- positive (greater than zero)

- Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

- Exactly one will be set at all times
  - Based on the last instruction that altered a register

**Branch Instruction**

- Branch specifies one or more condition codes.
  - If the set bit is specified, the branch is taken.
  - PC-relative addressing: target address is made by adding signed offset (IR[8:0]) to current PC.
  - Note: PC has already been incremented by FETCH stage.
  - Note: Target must be within 256 words of BR instruction.

- If the branch is not taken, the next sequential instruction is executed.

---

**BR (PC-Relative)**

What happens if bits [11:0] are all zero? All one?

**Using Branch Instructions**

- Compute sum of 12 integers.
  - Numbers start at location x3100. Program starts at location x3000.
  - Add numbers from location x3100 to x311B
  - Store first address in R2
  - R4 has "counter" = counts down from 12 to 0
  - R1 will store the running Sum
Program

x3000 R2 <- x3100
x3001 R1 <- 0
x3002 R4 <- 12
x3003 R4 <- 12
x3004 BRz x300A
x3005 R3 <- M[R2]
x3006 R1 <- R1 + R3
x3007 R2 <- R2 + 1
x3008 R4 <- R4 - 1
x3009 BRnzp x3004

JMP (Register)

• Jump is an unconditional branch -- always taken.
  > Target address is the contents of a register.
  > Allows any target address.

JMP 11000000 Base 00000000
TRAP Instruction

- Modern computers contain hardware and software protection schemes to prevent user programs from accidentally (or maliciously) interfering with proper system function.

- Suffice it to say, we need a way to communicate with the operating system.

TRAP

Calls a service routine, identified by 8-bit “trap vector.”

<table>
<thead>
<tr>
<th>vector</th>
<th>routine</th>
</tr>
</thead>
<tbody>
<tr>
<td>x23</td>
<td>input a character from the keyboard</td>
</tr>
<tr>
<td>x21</td>
<td>output a character to the monitor</td>
</tr>
<tr>
<td>x25</td>
<td>halt the program</td>
</tr>
</tbody>
</table>

When routine is done, PC is set to the instruction following TRAP.
(We’ll talk about how this works later.)

The LC-3 ISA: summary

- 16 bit instructions and data
- 2’s complement data type
- Operate/ALU instructions: ADD, NOT, AND
- Data movement Inst: Load and Store
  - Addressing mode: PC-relative, Indirect, Register/Base+Offset, Immediate
- Transfer of control instructions
  - Branch – using condition code registers
  - Jump – unconditional branch
  - Traps, Subroutine calls – discuss later
- Let’s take a peek at the LC3 datapath and controller design

ADD+ 0001 00 00 00 00 00 00 00
ADD+ 0001 00 00 00 00 00 00 00
ADD+ 0000 00 00 00 00 00 00 00
ADD+ 0000 00 00 00 00 00 00 00
AND+ 0000 00 00 00 00 00 00 00
AND+ 0000 00 00 00 00 00 00 00
BR 0000 00 00 00 00 00 00 00
JMP 0000 00 00 00 00 00 00 00
JSR 0000 00 00 00 00 00 00 00
JSRR 0000 00 00 00 00 00 00 00
LD+ 0000 00 00 00 00 00 00 00
LDI+ 0000 00 00 00 00 00 00 00

+ Indicates instructions that modify condition codes.
Von Neumann Model: Outline

- Basic Components
  - Memory, Processing Unit, Input & Output, Control Unit
- LC-3: An Example von Neumann Machine
- Instruction Processing
  - The Instruction, The Instruction Cycle
    - Fetch, Decode, Evaluate Address, Fetch Operands, Execute, Store Result
  - Changing the Sequence of Execution
    - Branches and Jumps
  - Stopping the Computer

Another device: tri-state buffer

- inputs to the bus are "tri-state devices," that only place a signal on the bus when they are enabled
- Tri-state buffer controls when current passes through the line
  - A true "open switch"
  - When control signal $c=1$ then $x=z$ else "open switch"
Data Path Components

- **Global bus**
  - Special set of wires that carry a 16-bit signal to many components
  - Inputs to the bus are “tri-state devices,” that only place a signal on the bus when they are enabled
  - Only one (16-bit) signal should be enabled at any time
  - Control unit decides which signal “drives” the bus
  - Any number of components can read the bus
  - Register only captures bus data if it is write-enabled by the control unit

- **Memory**
  - Control and data registers for memory and I/O devices
  - Memory: MAR, MDR (also control signal for read/write)

- **ALU**
  - Accepts inputs from register file and from sign-extended bits from IR (immediate field).
  - Bit 5 of LC3 instruction determines this
  - Output goes to bus.
  - Used by condition code logic, register file, memory
  - Function to apply: determined by opcode – need 2 bits

- **Register File**
  - Two read addresses (SR1, SR2), one write address (DR)
  - Input from bus
    - Result of ALU operation or memory read
  - Two 16-bit outputs
    - Used by ALU, PC, memory address
    - Data for store instructions passes through ALU
Data Path Components

- **PC and PCMUX**
  - Three inputs to PC, controlled by PCMUX
    - PC+1 – FETCH stage
    - Address adder – BR, JMP
    - bus – TRAP (discussed later)

- **MAR and MARMUX**
  - Two inputs to MAR, controlled by MARMUX
    - Address adder – LD/ST, LDR/STR
    - Zero-extended IR[7:0] – TRAP (discussed later)

- **Condition Code Logic**
  - Looks at value on bus and generates N, Z, P signals
  - Registers set only when control unit enables them (LD.CC)
    - only certain instructions set the codes
      (ADD, AND, NOT, LD, LD, LDR, LEA)

- **Control Unit – Finite State Machine**
  - On each machine cycle, changes control signals for next phase of instruction processing
    - who drives the bus? (GatePC, GateALU, …)
    - which registers are write enabled? (LD.R, LD.REG, …)
    - which operation should ALU perform? (ALU)
    - …
  - Logic includes decoder for opcode, etc.
Implementing the Control Logic

- Given the state diagram one can implement the controller in many ways
  - 52 states
  - Each needs 39 control lines plus 10 to determine next state = 49 control lines
- What should controller do?
  - Generate the 49 control signals at each cycle
- Implement this as a Microprogram
  - Use 6 bit address to get the microinstruction
  - Start state and progress through states based on microinstruction

Microprogrammed Implementation

- Datatypes of machines: Number Representation
  - 2's complement integers, Floating point
  - Arithmetic on 2's complement
  - Logic operations
- Digital logic: devices to build the circuits
  - CMOS transistor is the starting point
  - Basic logic gates: AND, OR, NOT, NAND, etc.
  - Combinational logic 'blocks': MUX, Decoder, PLA
  - Sequential Logic: storage element, finite state machines
  - Putting it all together to build a simple processor- LC3
- Von Neumann Model of computing
- Instruction set architecture (ISA) of LC3
  - Instructions of a processor – how program execution takes place
  - Addressing modes to data movement, branches, operations
  - Programming in machine language